{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T20:06:36Z","timestamp":1779739596038,"version":"3.53.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/lca.2026.3676331","type":"journal-article","created":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T19:57:09Z","timestamp":1774036629000},"page":"182-185","source":"Crossref","is-referenced-by-count":0,"title":["JBOC: Just a Bunch of CXL-Enabled SSDs for Resource-Efficient LLM Checkpointing"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7036-7879","authenticated-orcid":false,"given":"Hakbeom","family":"Jang","sequence":"first","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7764-1766","authenticated-orcid":false,"given":"Younghoon","family":"Min","sequence":"additional","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6284-0720","authenticated-orcid":false,"given":"Dongha","family":"Yoon","sequence":"additional","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9875-1589","authenticated-orcid":false,"given":"Hane","family":"Yie","sequence":"additional","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4017-8124","authenticated-orcid":false,"given":"Hoshik","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5938-6878","authenticated-orcid":false,"given":"Jongryool","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC41405.2020.00024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.14778\/3611540.3611569"},{"key":"ref3","first-page":"766","article-title":"Colossal-AI: A unified system for large-scale parallel training","volume-title":"Proc. Int. Conf. Parallel Process.","author":"Bian"},{"key":"ref4","first-page":"551","article-title":"ZeRO-offload: Democratizing billion-scale model training","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Ren"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476205"},{"key":"ref6","first-page":"929","article-title":"Check-n-run: A checkpointing system for training deep learning models","volume-title":"Proc. 19th USENIX Symp. Netw. Syst. Des. Implementation","author":"Eisenman"},{"key":"ref7","article-title":"Jbof all-flash array for AI","year":"2024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/hpca57654.2024.00034"},{"key":"ref9","article-title":"Memory semantic CXL SSD at flash memory summit","year":"2022","journal-title":"Flash Memory Summit"},{"key":"ref10","article-title":"Marvell compute express link (cxl) technologies","year":"2024"},{"key":"ref11","article-title":"Sk hynix cxl memory module","year":"2024"},{"key":"ref12","article-title":"Kioxiacd8p-r nvme solid-state drive","year":"2024"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11321093\/11449239.pdf?arnumber=11449239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T19:52:54Z","timestamp":1779738774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3676331","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}