{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T04:56:55Z","timestamp":1775710615161,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"PRISM and CogniSense"},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/lca.2026.3676988","type":"journal-article","created":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T20:06:05Z","timestamp":1774296365000},"page":"122-125","source":"Crossref","is-referenced-by-count":0,"title":["Capacity-Latency Tradeoffs in CXL Memory Expander at Hyperscale"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-6286-0980","authenticated-orcid":false,"given":"Haneul","family":"Park","sequence":"first","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7990-9780","authenticated-orcid":false,"given":"Grant","family":"Ayers","sequence":"additional","affiliation":[{"name":"Google LLC, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2934-2701","authenticated-orcid":false,"given":"Philip","family":"Levis","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Morris","sequence":"additional","affiliation":[{"name":"Google LLC, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838026"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"ref3","article-title":"The AI frenzy is driving a memory chip supply crisis","year":"2025"},{"key":"ref4","article-title":"Samsung warns of memory shortages driving industry-wide price surge in 2026","author":"World","year":"2026"},{"key":"ref5","article-title":"OCP hyperscale cxl tiered memory expander specification","author":"Chauhan","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037706"},{"key":"ref7","article-title":"Marvell structera a 2504 CXL near-memory accelerator","year":"2024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304053"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2968525"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589074"},{"key":"ref11","article-title":"Lz4 - Extremely fast compression algorithm","author":"Collet","year":"2024"},{"key":"ref12","article-title":"Zstandard - Real-time data compression algorithm","year":"2024"},{"key":"ref13","article-title":"Snappy: A fast compressor\/decompressor","year":"2024"},{"key":"ref14","article-title":"zlib home site - A massively spiffy yet delicately unobtrusive compression library","author":"Gailly","year":"2024"},{"key":"ref15","article-title":"Vitis libraries","year":"2024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS64960.2025.00021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741964"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405883"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11321093\/11454555.pdf?arnumber=11454555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T04:35:01Z","timestamp":1775709301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11454555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3676988","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}