{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T20:37:34Z","timestamp":1777322254164,"version":"3.51.4"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Processing with Intelligent Storage and Memory"},{"name":"Semiconductor Research Corporation and DARPA"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/lca.2026.3680453","type":"journal-article","created":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T19:48:59Z","timestamp":1775159339000},"page":"146-149","source":"Crossref","is-referenced-by-count":0,"title":["Characterizing System-Level Trade-Offs of Intel DSA for User-Space IPC Offloading"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1401-9194","authenticated-orcid":false,"given":"Misun","family":"Park","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5089-8914","authenticated-orcid":false,"given":"Richi","family":"Dubey","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8389-2133","authenticated-orcid":false,"given":"Yifan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Meta, Menlo Park, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4199-2512","authenticated-orcid":false,"given":"Ada","family":"Gavrilovska","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Accurate, large minibatch SGD: Training ImageNet in 1 hour","author":"Goyal","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2352\/ei.2026.38.11.hpci-199"},{"key":"ref4","article-title":"Understanding intra-node communication in HPC systems and datacenters","author":"Tarraga-Moreno","year":"2025"},{"key":"ref5","first-page":"560","article-title":"RAY: A distributed framework for emerging ai applications","volume-title":"Proc. 13th USENIX Conf. Operating Syst. Des. Implementation","author":"Moritz","year":"2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC63097.2024.00013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446701"},{"key":"ref9","article-title":"Intel data streaming accelerator user guide","year":"2024"},{"key":"ref10","article-title":"Microsoft azure cobalt 200 launched with 132 arm neoverse v3 cores","author":"Robinson","year":"2025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3698783.3699383"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640401"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS58335.2023.00026"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1186\/s13673-014-0016-8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE48307.2020.00131"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11321093\/11473341.pdf?arnumber=11473341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T19:48:15Z","timestamp":1777319295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11473341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3680453","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}