{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T20:17:24Z","timestamp":1783369044773,"version":"3.54.6"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/lca.2026.3703982","type":"journal-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:43:01Z","timestamp":1781638981000},"page":"259-262","source":"Crossref","is-referenced-by-count":0,"title":["HBM-HBF-Centric Memory Pooling Architecture With Custom Base Die for Terabyte-Scale LLM Inference"],"prefix":"10.1109","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-2744-4459","authenticated-orcid":false,"given":"Junho","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-3928-1968","authenticated-orcid":false,"given":"Hyowon","family":"An","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9507-1287","authenticated-orcid":false,"given":"Haeseok","family":"Suh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngsu","family":"Yoon","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyuni","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1376-0781","authenticated-orcid":false,"given":"Joungho","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/fllm67465.2025.11391194"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"ref4","first-page":"1","article-title":"FlashGPU: Placing new flash next to GPU cores","volume-title":"Proc. 56th Annu. Des. Autom. Conf.","author":"Zhang"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2026.3660969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49663.2026.11409136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019498"},{"key":"ref8","first-page":"590","article-title":"A 0.29 Pj\/B 5.27 Tb\/S\/mm UCIe advanced package link in 3 nm FinFET with 2.5 D CoWoS packaging","volume-title":"Proc. IEEE Int. Solid-State Circuits Conf.","author":"Melek"},{"key":"ref9","article-title":"High bandwidth memory (HBM4) DRAM","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3355447"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref12","article-title":"NVIDIA blackwell architecture technical brief","year":"2024"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10208\/11579484\/11568525.pdf?arnumber=11568525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T19:44:02Z","timestamp":1783367042000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11568525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2026.3703982","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}