{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:27:20Z","timestamp":1761560840195},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/lcn.2002.1181793","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:03:45Z","timestamp":1061996625000},"page":"270-277","source":"Crossref","is-referenced-by-count":15,"title":["Parallel packet switching using multiplexors with virtual input queues"],"prefix":"10.1109","author":[{"given":"A.","family":"Aslam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Christensen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/26.780463"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923654"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.1996.873326"},{"journal-title":"SRAMs MRAMs Chipcenter QuestLink","year":"2002","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923645"},{"key":"ref4","first-page":"529","article-title":"Analysis of a Packet Switch with Memories Running Slower than the Line Rate","author":"lyer","year":"2000","journal-title":"Proceedings of IEEE Infocom"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832562"},{"key":"ref6","first-page":"1680","article-title":"Making Parallel Packet Switches Practical","author":"lyer","year":"2001","journal-title":"Proceedings of IEEE Infocom"},{"key":"ref5","first-page":"368","article-title":"Analysis of a Memory Architecture for Fast Packet Buffers","author":"lyer","year":"2001","journal-title":"Proceedings of the IEEE Workshop on High Performance Switching and Routing"},{"key":"ref8","first-page":"100","article-title":"Stability Analysis of a Parallel Packet Switch with Bufferless Input Demultiplexors","author":"khotimsky","year":"2001","journal-title":"Proceedings of IEEE ICC"},{"key":"ref7","article-title":"Towards the Recognition of Parallel Packet Switches","author":"khotimsky","year":"2001","journal-title":"Proceedings of the Gigabit Networking Workshop in Conjunction with IEEE INFOCOM 2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1998.776646"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923646"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2002.997221"}],"event":{"name":"LCN 2002. 27th Annual IEEE Conference on Local Computer Networks","acronym":"LCN-02","location":"Tampa, FL, USA"},"container-title":["27th Annual IEEE Conference on Local Computer Networks, 2002. Proceedings. LCN 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8410\/26516\/01181793.pdf?arnumber=1181793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:33:51Z","timestamp":1489451631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181793\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/lcn.2002.1181793","relation":{},"subject":[]}}