{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T21:42:02Z","timestamp":1751060522710,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/lcn.2002.1181821","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:03:45Z","timestamp":1061982225000},"page":"483-492","source":"Crossref","is-referenced-by-count":5,"title":["Design and analysis of a dynamically reconfigurable network processor"],"prefix":"10.1109","author":[{"given":"I.A.","family":"Troxel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.D.","family":"George","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Oral","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/50.511665"},{"key":"ref11","article-title":"Network Processor Directory","author":"zhu","year":"2001","journal-title":"Gigascale Silicon Research Center (GSRC)"},{"key":"ref12","article-title":"Network Processors Combining the Speed of ASICs with the Flexibility of General-Purpose Processors","author":"caruso","year":"1999","journal-title":"Network World Fusion"},{"key":"ref13","article-title":"Network Processor Revenues Climb from Obscurity in 1999 to $2.9 Billion by 2004","author":"mceuen","year":"2000","journal-title":"In-Stat MDR"},{"key":"ref14","article-title":"The Challenge for Next Generation Network Processors","author":"rothfus","year":"0","journal-title":"A white paper"},{"key":"ref15","article-title":"Building Next Generation Network Processors","author":"rothfus","year":"1999","journal-title":"A white paper"},{"journal-title":"Motorola C-5 Network Processor Product Summary","year":"2002","key":"ref16"},{"journal-title":"Intel IXP 1200 Network Processor Product Brief","year":"2002","key":"ref17"},{"journal-title":"Intel IXP 1200 Data Sheet Product Data Sheet","year":"2002","key":"ref18"},{"journal-title":"Lucent\/Agere PayloadPlus NPs Family Product Brief","year":"2002","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.773797"},{"journal-title":"Theory of Hypercomputing Technology Overview","article-title":"Star Bridge Systems","year":"2002","key":"ref3"},{"key":"ref6","first-page":"103","article-title":"Figuring out reconfigurable logic","author":"dipert","year":"1999","journal-title":"EDN Magazine"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1998.678168"},{"key":"ref8","article-title":"Architecture and Applications of PLATO, a Reconfigurable Active Network Platform","author":"dollas","year":"2001","journal-title":"Proc 9th Annu IEEE Symp Field-Programmable Custom Computing Machines"},{"key":"ref7","article-title":"Effective Use of Networked Reconfigurable Resources","author":"staicu","year":"2001","journal-title":"Proc Int Conf on Military Applications of Programmable Logic Devices (MAPLD)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.486081"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106675"},{"key":"ref20","article-title":"A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors","author":"tang","year":"2000","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1177\/003754979205800203","article-title":"A Block-Oriented Network Simulator (BONeS)","volume":"58","author":"shanmugen","year":"1992","journal-title":"Simulation"},{"journal-title":"CS2000 Reconfigurable Communications Processor Family Product Brief","year":"2000","key":"ref21"},{"key":"ref24","article-title":"Optimization of Motion Estimator for Run-Time-Reconfiguration Implementation","author":"tanougast","year":"2001","journal-title":"Proceedings of the Reconfigurable Architectures Workshop (RAW)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250061"}],"event":{"name":"LCN 2002. 27th Annual IEEE Conference on Local Computer Networks","acronym":"LCN-02","location":"Tampa, FL, USA"},"container-title":["27th Annual IEEE Conference on Local Computer Networks, 2002. Proceedings. LCN 2002."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8410\/26516\/01181821.pdf?arnumber=1181821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T11:06:59Z","timestamp":1520248019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/lcn.2002.1181821","relation":{},"subject":[]}}