{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:54:31Z","timestamp":1774367671049,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MSIP as GFP","award":["CISS-2011-0031860"],"award-info":[{"award-number":["CISS-2011-0031860"]}]},{"name":"SK Hynix"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Commun. Lett."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/lcomm.2017.2656119","type":"journal-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T20:10:48Z","timestamp":1484943048000},"page":"979-982","source":"Crossref","is-referenced-by-count":25,"title":["Multi-Bit Flipping Decoding of LDPC Codes for NAND Storage Systems"],"prefix":"10.1109","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3997-5449","authenticated-orcid":false,"given":"Jaehwan","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3524-2838","authenticated-orcid":false,"given":"In-Cheol","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2004.825737"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2005.1506712"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2014.2373352"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.06.090046"},{"key":"ref14","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2014.021614.130884"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177075"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244361"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"ref6","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc Conf USENIX Annu Tech Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.838738"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E99.C.293"},{"key":"ref1","first-page":"430","article-title":"A 64Gb 533Mb\/s DDR interface MLC NAND flash in sub-20nm technology","author":"lee","year":"2012","journal-title":"Proc IEEE ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.08.070257"}],"container-title":["IEEE Communications Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4234\/7921536\/07828079.pdf?arnumber=7828079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:20Z","timestamp":1642004600000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7828079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/lcomm.2017.2656119","relation":{},"ISSN":["1089-7798"],"issn-type":[{"value":"1089-7798","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}