{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:01:22Z","timestamp":1725750082674},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/les.2009.2034711","type":"journal-article","created":{"date-parts":[[2009,10,16]],"date-time":"2009-10-16T14:17:40Z","timestamp":1255702660000},"page":"56-59","source":"Crossref","is-referenced-by-count":15,"title":["BOUNCE: A New High-Resolution Time-Interval Measurement Architecture"],"prefix":"10.1109","volume":"1","author":[{"given":"R.","family":"Salomon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Joost","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1142\/9789812819093_0008"},{"key":"ref3","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/19.863942"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0026-1394\/41\/1\/004"},{"key":"ref11","article-title":"Upgrading of integration of time to digit converter on a single FPGA","author":"zhang","year":"2006","journal-title":"Proc 11th Int Workshop on Laser Ranging"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465574"},{"key":"ref8","author":"maxfield","year":"2004","journal-title":"The Design Warrior s Guide to FPGAs"},{"key":"ref7","author":"m\ufffdntyniemi","year":"2004","journal-title":"AN INTEGRATED CMOS HIGH PRECISION TIME-TO-DIGITAL CONVERTER BASED ON STABILISED THREE-STAGE DELAY LINE INTERPOLATION"},{"key":"ref2","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.869820"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268980"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/5339269\/05288617.pdf?arnumber=5288617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:59:57Z","timestamp":1633913997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5288617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":11,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/les.2009.2034711","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}