{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:18:23Z","timestamp":1771697903111,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T00:00:00Z","timestamp":1259625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/les.2010.2041634","type":"journal-article","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T18:44:12Z","timestamp":1266000252000},"page":"86-90","source":"Crossref","is-referenced-by-count":102,"title":["An Analyzable Memory Controller for Hard Real-Time CMPs"],"prefix":"10.1109","volume":"1","author":[{"given":"Marco","family":"Paolieri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Quinones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"impact of dram refresh on the execution time of real-time tasks","author":"atanassov","year":"2001","journal-title":"Proc IWAR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.33"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"},{"key":"ref6","author":"jacob","year":"2008","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105748","article-title":"dramsim: a memory system simulator","author":"wang","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/232973.232983","article-title":"memory bandwidth limitations of future microprocessors","author":"burger","year":"1996","journal-title":"ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref7","year":"2008"},{"key":"ref2","first-page":"251","article-title":"Predator: A Predictable SDRAM Memory Controller","author":"benny akesson","year":"2007","journal-title":"2007 5th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS) CODES+ISSS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref1","year":"2007"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/5402683\/05401062.pdf?arnumber=5401062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,24]],"date-time":"2024-03-24T00:04:46Z","timestamp":1711238686000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5401062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":11,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2010.2041634","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,12]]}}}