{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:08:28Z","timestamp":1694639308003},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/les.2010.2048010","type":"journal-article","created":{"date-parts":[[2010,4,14]],"date-time":"2010-04-14T17:51:39Z","timestamp":1271267499000},"page":"49-52","source":"Crossref","is-referenced-by-count":3,"title":["Improving the Performance of Shared Memory Communication in Impulse C"],"prefix":"10.1109","volume":"2","author":[{"given":"Xi","family":"Jin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingsong","family":"Lv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingxu","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"bass","year":"0","journal-title":"FPGA C Compiler"},{"key":"ref3","year":"2007","journal-title":"Handel-C Language Reference Manual"},{"key":"ref10","year":"2005","journal-title":"Xilinx University Program Virtex-II Pro Development System"},{"key":"ref6","year":"2009","journal-title":"ROCCC Riverside Optimizing Compiler for Configurable Computing"},{"key":"ref5","year":"0","journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"},{"key":"ref8","author":"pellerin","year":"2005","journal-title":"Practical FPGA Programming in C"},{"key":"ref7","year":"0","journal-title":"Catapult C Synthesis"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/WiCom.2008.335"},{"key":"ref9","year":"2004","journal-title":"Block RAM (BRAM) Block (v1 00a)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.2009524"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/5577467\/05446372.pdf?arnumber=5446372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:38Z","timestamp":1633913018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5446372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2010.2048010","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}