{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:42:58Z","timestamp":1770748978024,"version":"3.50.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/les.2010.2051412","type":"journal-article","created":{"date-parts":[[2010,6,3]],"date-time":"2010-06-03T13:18:21Z","timestamp":1275571101000},"page":"23-26","source":"Crossref","is-referenced-by-count":66,"title":["Hierarchical Additive Hough Transform for Lane Detection"],"prefix":"10.1109","volume":"2","author":[{"given":"Ravi Kumar","family":"Satzoda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suchitra","family":"Sathyanarayana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Supriya","family":"Sathyanarayana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2008.917804"},{"key":"ref11","first-page":"42","article-title":"design and integration of parallel hough-transform chips for high-speed line detection","volume":"2","author":"chern","year":"2005","journal-title":"Proc 11th Int Conf Para Dist Syst"},{"key":"ref12","first-page":"128","article-title":"design of an asic for straight line detection in an image","author":"majumdar","year":"2000","journal-title":"Proc 13th Int Conf VLSI Design"},{"key":"ref13","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/361237.361242"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCP.2008.4648359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2009.2026680"},{"key":"ref5","author":"gonzalez","year":"2002","journal-title":"Digital Image Processing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.1989.37833"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1992.200515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVES.2008.4640896"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2008.2006618"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:19951434"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/5487447\/05473062.pdf?arnumber=5473062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:55Z","timestamp":1633913155000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5473062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/les.2010.2051412","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}