{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T21:09:25Z","timestamp":1672434565823},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/les.2010.2083632","type":"journal-article","created":{"date-parts":[[2010,10,8]],"date-time":"2010-10-08T12:26:33Z","timestamp":1286540793000},"page":"111-114","source":"Crossref","is-referenced-by-count":4,"title":["A Methodology for Alleviating the Performance Degradation of TMR Solutions"],"prefix":"10.1109","volume":"2","author":[{"given":"Kostas","family":"Siozios","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"ref11","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515731"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988980"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.32"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802905"},{"key":"ref17","author":"koren","year":"2007","journal-title":"Fault-Tolerant Systems"},{"key":"ref18","year":"0","journal-title":"Altera Quartus II Framework"},{"key":"ref19","first-page":"195","article-title":"an fpga architecture with enhanced data-path functionality","author":"leijten-nowak","year":"2003","journal-title":"Proc ACM Int Symp Field Programmable Gate Arrays"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393272"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_24"},{"key":"ref8","article-title":"improving fpga design robustness with partial tmr","author":"patt","year":"2005","journal-title":"Annu Milit Aerosp Program Logic Device"},{"key":"ref7","article-title":"selective triple modular redundancy for seu mitigation on fpgas","author":"samurdrala","year":"2003","journal-title":"Annu Milit Aerosp Program Logic Device"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"ref1","year":"2004","journal-title":"TMRTool User Guide"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/5659701\/05597921.pdf?arnumber=5597921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:32Z","timestamp":1633913012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5597921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2010.2083632","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}