{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T23:45:32Z","timestamp":1771631132952,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/les.2011.2167713","type":"journal-article","created":{"date-parts":[[2011,9,21]],"date-time":"2011-09-21T19:57:03Z","timestamp":1316635023000},"page":"81-84","source":"Crossref","is-referenced-by-count":32,"title":["Intermediate Fabrics: Virtual Architectures for Near-Instant FPGA Compilation"],"prefix":"10.1109","volume":"3","author":[{"given":"Greg","family":"Stitt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Coole","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"key":"ref12","first-page":"57","article-title":"Design productivity for configurable computing","author":"nelson","year":"2008","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms (ERSA'08)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.76"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref6","first-page":"126","article-title":"Rapid—Reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"Proc Int Workshop Field Programmable Logic Appl (FPL'05)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117227"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc Int Workshop Field-Program Logic Appl (FPL'97)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380705"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4563995\/6059669\/06017099.pdf?arnumber=6017099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:38Z","timestamp":1633909598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6017099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2011.2167713","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}