{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:38:53Z","timestamp":1761323933321},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/les.2014.2311317","type":"journal-article","created":{"date-parts":[[2014,3,11]],"date-time":"2014-03-11T18:02:29Z","timestamp":1394560949000},"page":"29-32","source":"Crossref","is-referenced-by-count":33,"title":["A High Throughput Efficient Approach for Decoding LDPC Codes onto GPU Devices"],"prefix":"10.1109","volume":"6","author":[{"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremie","family":"Crenne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941084"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.0201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271839"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.908517"},{"key":"ref15","author":"ruetsch","year":"2009","journal-title":"NVIDIA Optimizing Matrix Transpose NVIDIA Corp"},{"key":"ref16","year":"2013","journal-title":"Application Guide Parallel Thread Execution ISA NVIDIA Corp version 3 2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0547-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.66"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2192212"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6190388"},{"key":"ref7","article-title":"Stressing the ber simulation of ldpc codes in the error floor region using gpu clusters","author":"falcao","year":"2013","journal-title":"Proc Int Symp Wireless Commun Syst"},{"key":"ref2","year":"0","journal-title":"EN 302 307 V1 1 1 European Telecommunications Standards Institute (ETSI) Digital video broadcasting (DVB)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","author":"falcao","year":"2010","journal-title":"Parallel algorithms and architectures for ldpc decoding"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/6820801\/06762823.pdf?arnumber=6762823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:56:54Z","timestamp":1642006614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6762823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/les.2014.2311317","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6]]}}}