{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T22:14:55Z","timestamp":1762899295332,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/les.2016.2603918","type":"journal-article","created":{"date-parts":[[2016,8,26]],"date-time":"2016-08-26T18:47:11Z","timestamp":1472237231000},"page":"65-68","source":"Crossref","is-referenced-by-count":7,"title":["A Novel Method for Soft Error Mitigation in FPGA Using Modified Matrix Code"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0534-3083","authenticated-orcid":false,"given":"Swagata","family":"Mandal","sequence":"first","affiliation":[]},{"given":"Rourab","family":"Paul","sequence":"additional","affiliation":[]},{"given":"Suman","family":"Sau","sequence":"additional","affiliation":[]},{"given":"Amlan","family":"Chakrabarti","sequence":"additional","affiliation":[]},{"given":"Subhasis","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VTS.2005.75"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/FPL.2013.6645532"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2007.916610"},{"year":"2015","journal-title":"Logicore IP Soft Error Mitigation Controller V3 4 Product Guide and 3GPP Turbo Decoder v 4 0 Product Specification","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPL.2009.5272543"},{"key":"ref8","article-title":"Hardware implementation of (63,51) BCH encoder and decoder for WBAN using LFSR and BMA","volume":"abs 1408 2908","author":"mathew","year":"2014","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ETS.2008.32"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"year":"2006","journal-title":"Single Error Correction and Double Error Detection","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TVLSI.2010.2095435"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/7738317\/07553578.pdf?arnumber=7553578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:27Z","timestamp":1642003767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7553578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2016.2603918","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"type":"print","value":"1943-0663"},{"type":"electronic","value":"1943-0671"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}