{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T16:50:52Z","timestamp":1740156652142,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/les.2018.2797064","type":"journal-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T19:20:39Z","timestamp":1516735239000},"page":"119-122","source":"Crossref","is-referenced-by-count":4,"title":["Sensor Signal Processing Using High-Level Synthesis With a Layered Architecture"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3963-9835","authenticated-orcid":false,"given":"Hiroki","family":"Hihara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Iwasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0377-2108","authenticated-orcid":false,"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Ochi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5198-0668","authenticated-orcid":false,"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Kanbara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazutoshi","family":"Wakabayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Takenaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiromitsu","family":"Hada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1015-2222","authenticated-orcid":false,"given":"Munehiro","family":"Tada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Miyamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshitsugu","family":"Sakamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/AMR.282-283.157"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744801"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380771"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691045"},{"article-title":"Fast generation of Gaussian and Laplacian image pyramids using an FPGA-based custom computing platform","year":"1994","author":"chen","key":"ref5"},{"key":"ref12","article-title":"Novel processor architecture for onboard infrared sensors","volume":"9973","author":"hihara","year":"2016","journal-title":"Proc SPIE Infrared Remote Sens Instrum XIX"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.105"},{"key":"ref7","first-page":"21","article-title":"Code generation for high-level synthesis of multiresolution applications on FPGAs","author":"schmid","year":"2014","journal-title":"Proc FSP"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"ref9","first-page":"702","article-title":"High-level synthesis challenges and solutions for a dynamically reconfigurable processor","author":"toi","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630241"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/8494638\/08267232.pdf?arnumber=8267232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:33Z","timestamp":1642003833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8267232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2018.2797064","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"type":"print","value":"1943-0663"},{"type":"electronic","value":"1943-0671"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}