{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:02:27Z","timestamp":1761663747571,"version":"3.37.3"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/les.2018.2828506","type":"journal-article","created":{"date-parts":[[2018,4,19]],"date-time":"2018-04-19T18:16:47Z","timestamp":1524161807000},"page":"91-94","source":"Crossref","is-referenced-by-count":3,"title":["Customized Instructions for Protection Against Memory Integrity Attacks"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4664-5237","authenticated-orcid":false,"given":"Debapriya","family":"Basu Roy","sequence":"first","affiliation":[]},{"given":"Manaar","family":"Alam","sequence":"additional","affiliation":[]},{"given":"Sarani","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Vidya","family":"Govindan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6385-0780","authenticated-orcid":false,"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3588-163X","authenticated-orcid":false,"given":"Rajat Subhra","family":"Chakraborty","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6499-8346","authenticated-orcid":false,"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2016.7797764"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.9"},{"key":"ref6","article-title":"PULPino: A small single-core RISC-V SoC","author":"traber","year":"2016","journal-title":"Proc RISCV Workshop"},{"journal-title":"Sample exploits for openrisc linux","year":"2018","key":"ref5"},{"journal-title":"Counteracting Code-Reuse Attacks Using Tagged Memory on a RISC-V Architecture","year":"2018","author":"jantscher","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3092627.3092629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.166"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337181"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/8449127\/08341734.pdf?arnumber=8341734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:32Z","timestamp":1642004192000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":8,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2018.2828506","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"type":"print","value":"1943-0663"},{"type":"electronic","value":"1943-0671"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}