{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:39:15Z","timestamp":1777527555494,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100010669","name":"H2020 LEIT Information and Communication Technologies","doi-asserted-by":"publisher","award":["732105"],"award-info":[{"award-number":["732105"]}],"id":[{"id":"10.13039\/100010669","id-type":"DOI","asserted-by":"publisher"}]},{"name":"PROSSIMO Project","award":["POR FESR 2014\/20-ASSE I"],"award-info":[{"award-number":["POR FESR 2014\/20-ASSE I"]}]},{"name":"HiPEAC Project (H2020)","award":["687698"],"award-info":[{"award-number":["687698"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/les.2018.2882989","type":"journal-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T14:35:16Z","timestamp":1542983716000},"page":"69-72","source":"Crossref","is-referenced-by-count":7,"title":["Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1265-4816","authenticated-orcid":false,"given":"Claudio","family":"Rubattu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6155-1979","authenticated-orcid":false,"given":"Francesca","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-2706","authenticated-orcid":false,"given":"Carlo","family":"Sau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0021-5808","authenticated-orcid":false,"given":"Ruben","family":"Salvador","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jocelyn","family":"Serot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karol","family":"Desnos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxime","family":"Pelcat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393351"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2703585"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537107"},{"key":"ref14","year":"2018","journal-title":"Synflow Studio"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442120"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818353"},{"key":"ref17","year":"2018","journal-title":"Xilinx Vivado Hls"},{"key":"ref4","year":"2018","journal-title":"Intel FPGA SDK for OpenCL"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1106-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706261"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818341"},{"key":"ref2","author":"barr","year":"2017","journal-title":"EC2 F1 instances with FPGAs—Now generally available"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893195"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/8818469\/08543666.pdf?arnumber=8543666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:37:58Z","timestamp":1641987478000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8543666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2018.2882989","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}