{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T10:19:08Z","timestamp":1773051548116,"version":"3.50.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/les.2019.2899113","type":"journal-article","created":{"date-parts":[[2019,2,13]],"date-time":"2019-02-13T20:43:09Z","timestamp":1550090589000},"page":"85-88","source":"Crossref","is-referenced-by-count":15,"title":["Revisiting AES SBox Composite Field Implementations for FPGAs"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5500-4306","authenticated-orcid":false,"given":"Aditya","family":"Pradeep","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1556-1113","authenticated-orcid":false,"given":"Vishal","family":"Mohanty","sequence":"additional","affiliation":[]},{"given":"Adarsh Muthuveeru","family":"Subramaniam","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-0026","authenticated-orcid":false,"given":"Chester","family":"Rebeiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68164-9_2"},{"key":"ref6","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref8","author":"paar","year":"1994","journal-title":"Efficient VLSI architectures for bit-parallel computation in Galois fields"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30436-1_24"},{"key":"ref9","year":"2016","journal-title":"7 Series FPGAs Configurable Logic Block User Guide"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_17"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/8818469\/08641387.pdf?arnumber=8641387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:02:28Z","timestamp":1657746148000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8641387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":9,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2019.2899113","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}