{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:07:19Z","timestamp":1783714039812,"version":"3.55.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"German Federal Ministry of Education and Research (BMBF) within the Project SATiSFy","doi-asserted-by":"publisher","award":["16KIS0821K"],"award-info":[{"award-number":["16KIS0821K"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Project VerSys","doi-asserted-by":"publisher","award":["01IW19001"],"award-info":[{"award-number":["01IW19001"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Project Scale4Edge","doi-asserted-by":"publisher","award":["16ME0127"],"award-info":[{"award-number":["16ME0127"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/les.2021.3077368","type":"journal-article","created":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T21:44:47Z","timestamp":1620164687000},"page":"202-205","source":"Crossref","is-referenced-by-count":10,"title":["Toward RISC-V CSR Compliance Testing"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8921-4301","authenticated-orcid":false,"given":"Niklas","family":"Bruns","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vladimir","family":"Herdt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1490-6175","authenticated-orcid":false,"given":"Daniel","family":"Grose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"526","article-title":"Gap-free processor verification by S²QED and property generation","author":"devarajegowda","year":"2020","journal-title":"Proc DATE"},{"key":"ref11","year":"2020","journal-title":"OneSpin 360 DV RISC-V Verification App"},{"key":"ref12","year":"2020","journal-title":"riscv-ovpsim"},{"key":"ref13","year":"2020","journal-title":"Spike"},{"key":"ref14","article-title":"GRIFT: A richly-typed, deeply-embedded RISC-V semantics written in Haskell","author":"selfridge","year":"0","journal-title":"Proc SpISA 2019 Workshop Instr Set Architect Specification"},{"key":"ref15","year":"2020","journal-title":"SAIL"},{"key":"ref16","year":"2020","journal-title":"RISC-V virtual prototype"},{"key":"ref17","year":"2020","journal-title":"RISCV-QEMU"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","year":"2020","journal-title":"The Challenge Of RISC-V Compliance"},{"key":"ref3","year":"2020","journal-title":"RISC- V compliance task group"},{"key":"ref6","year":"2020","journal-title":"RISC-V Torture Test Generator"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116193"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714912"},{"key":"ref7","year":"2020","journal-title":"riscv-dv"},{"key":"ref2","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture"},{"key":"ref1","author":"waterman","year":"2019","journal-title":"The RISC-V instruction set manual volume i Unprivileged ISA"},{"key":"ref9","year":"2020","journal-title":"RISC-V formal verification framework"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/9624465\/09422767.pdf?arnumber=9422767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:01Z","timestamp":1652194381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9422767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":18,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2021.3077368","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}