{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T03:12:38Z","timestamp":1782875558678,"version":"3.54.5"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"\u201cPON Ricerca & Innovazione\u2014Ministero dell\u2019Universit\u00e0 e della Ricerca","award":["1062_R24_INNOVAZIONE"],"award-info":[{"award-number":["1062_R24_INNOVAZIONE"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/les.2022.3217861","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T00:57:22Z","timestamp":1667523442000},"page":"149-152","source":"Crossref","is-referenced-by-count":10,"title":["Design of Leading Zero Counters on FPGAs"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1363-9201","authenticated-orcid":false,"given":"Stefania","family":"Perri","sequence":"first","affiliation":[{"name":"Department of Mechanical, Energy, Management Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2197-4563","authenticated-orcid":false,"given":"Fanny","family":"Spagnolo","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics, Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5795-4321","authenticated-orcid":false,"given":"Fabio","family":"Frustaci","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics, Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9528-1110","authenticated-orcid":false,"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics, Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896937"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3101688"},{"key":"ref15","year":"2016","journal-title":"7 Series FPGAs Configurable Logic Block-UG474 (v1 8)"},{"key":"ref14","author":"hrica","year":"2012","journal-title":"Floating-Point Design with Vivado HLS XAPP599 (v1 0)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2017.8355536"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.2995053"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.273153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.508263"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000458"},{"key":"ref16","year":"2020","journal-title":"Intel cyclone 10 LP device overview C10LP51001"},{"key":"ref18","author":"chaudhary","year":"1998","journal-title":"Method for implementing priority encoders using FPGA carry logic"},{"key":"ref8","article-title":"Methodology for CNN implementation in FPGA-based embedded systems","author":"zacchigna","year":"2022","journal-title":"IEEE Embedded Syst Lett"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351886"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9091529"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351354"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SATA.2015.7050482"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MNANO.2021.3126092"},{"key":"ref5","article-title":"TENT: Efficient quantization of neural networks on the tiny edge with tapered fixed PoiNT","author":"langorudi","year":"2021","journal-title":"arXiv 2104 02233"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10235302\/09931923.pdf?arnumber=9931923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T17:58:33Z","timestamp":1695059913000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9931923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2022.3217861","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}