{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T19:10:26Z","timestamp":1770750626070,"version":"3.50.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci?n","doi-asserted-by":"publisher","award":["PID2020-116417RB-C43"],"award-info":[{"award-number":["PID2020-116417RB-C43"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci?n","doi-asserted-by":"publisher","award":["pci2021-121988"],"award-info":[{"award-number":["pci2021-121988"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011688","name":"Electronic Components and Systems for European Leadership","doi-asserted-by":"publisher","award":["DAIS"],"award-info":[{"award-number":["DAIS"]}],"id":[{"id":"10.13039\/501100011688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/les.2022.3218289","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T01:39:17Z","timestamp":1667525957000},"page":"157-160","source":"Crossref","is-referenced-by-count":3,"title":["Accelerating the Verification of Forward Error Correction Decoders by PCIe FPGA Cards"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5722-4051","authenticated-orcid":false,"given":"Daniel","family":"Su\u00e1rez","sequence":"first","affiliation":[{"name":"Microelectronics Engineering Group, Universidad de Cantabria, Santander, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0614-151X","authenticated-orcid":false,"given":"V\u00edctor","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Microelectronics Engineering Group, Universidad de Cantabria, Santander, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1427-7524","authenticated-orcid":false,"given":"H\u00e9ctor","family":"Posadas","sequence":"additional","affiliation":[{"name":"Microelectronics Engineering Group, Universidad de Cantabria, Santander, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7363-5814","authenticated-orcid":false,"given":"Pablo","family":"S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Microelectronics Engineering Group, Universidad de Cantabria, Santander, Spain"}]}],"member":"263","reference":[{"key":"ref13","year":"2017"},{"key":"ref12","year":"0","journal-title":"Xilinx VITIS"},{"key":"ref15","first-page":"607","article-title":"SIMD-oriented fast Mersenne Twister: A 128-bit pseudorandom number generator","author":"saito","year":"2006","journal-title":"Monte Carlo and Quasi-Monte Carlo Methods"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090854"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2020.3025223"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404188"},{"key":"ref2","year":"0","journal-title":"Siemens Veloce Strato"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b117713"},{"key":"ref17","first-page":"1","article-title":"The ziggurat method for generating random variables","volume":"5","author":"tsang","year":"2000","journal-title":"J Stat Softw"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276010"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994785"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463664"},{"key":"ref4","first-page":"461","article-title":"Hardware-assisted verification and software development","author":"schirrmeister","year":"2018","journal-title":"Electronic Design Automation for IC System Design Verification and Testing"},{"key":"ref3","year":"0","journal-title":"Palladium Emulation Platform"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227242"},{"key":"ref5","year":"2020","journal-title":"2020 Wilson Research Group Functional Verification Study IC\/ASIC Functional Verification Trend Report"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10235302\/09933827.pdf?arnumber=9933827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T17:58:20Z","timestamp":1695059900000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9933827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2022.3218289","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}