{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:08Z","timestamp":1772906708944,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"BMBF, Germany, through the Project NEUROTEC II","award":["16ME0398K"],"award-info":[{"award-number":["16ME0398K"]}]},{"name":"BMBF, Germany, through the Project NEUROTEC II","award":["16ME0399"],"award-info":[{"award-number":["16ME0399"]}]},{"DOI":"10.13039\/501100001659","name":"DFG within the Project PLiM","doi-asserted-by":"publisher","award":["DR 287\/35-1"],"award-info":[{"award-number":["DR 287\/35-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"DFG within the Project PLiM","doi-asserted-by":"publisher","award":["DR 287\/35-2"],"award-info":[{"award-number":["DR 287\/35-2"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Dr. Suhas Pai Donation Fund at IIT Bombay"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/les.2023.3298740","type":"journal-article","created":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T14:21:51Z","timestamp":1695651711000},"page":"230-233","source":"Crossref","is-referenced-by-count":9,"title":["Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8297-1470","authenticated-orcid":false,"given":"Simranjeet","family":"Singh","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7237-5878","authenticated-orcid":false,"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen, Bremen, Germany"}]},{"given":"Ankit","family":"Bende","sequence":"additional","affiliation":[{"name":"Forschungszentrum Jülich GmbH, PGI, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8109-1458","authenticated-orcid":false,"given":"Phrangboklang Lyngton","family":"Thangkhiew","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Information Technology Guwahati, Guwahati, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5432-0286","authenticated-orcid":false,"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[{"name":"Forschungszentrum Jülich GmbH, PGI, Jülich, Germany"}]},{"given":"Sachin","family":"Patkar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Forschungszentrum Jülich GmbH, PGI, Jülich, Germany"}]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"School of Engineering, Newcastle University, Newcastle upon Tyne, U.K."}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240811"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567842"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/9781119818298.ch6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792474"},{"key":"ref9","volume-title":"ABC: A system for sequential synthesis and verification.","author":"Mishchenko","year":"2007"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3222015"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10330165\/10194300.pdf?arnumber=10194300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:49:54Z","timestamp":1760982594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10194300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2023.3298740","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}