{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,12]],"date-time":"2025-05-12T16:33:20Z","timestamp":1747067600932,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft (DFG) through the XReAp Project","doi-asserted-by":"publisher","award":["380524764"],"award-info":[{"award-number":["380524764"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/les.2023.3299202","type":"journal-article","created":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:21:51Z","timestamp":1695666111000},"page":"170-173","source":"Crossref","is-referenced-by-count":1,"title":["<i>NvMISC<\/i>: Toward an FPGA-Based Emulation Platform for RISC-V and Nonvolatile Memories"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-9490-1384","authenticated-orcid":false,"given":"Yuankang","family":"Zhao","sequence":"first","affiliation":[{"name":"CfAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9774-9522","authenticated-orcid":false,"given":"Salim","family":"Ullah","sequence":"additional","affiliation":[{"name":"CfAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2243-5350","authenticated-orcid":false,"given":"Siva Satyendra","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Technology Enablement and Design (TED) Department, Interuniversity Micro-Electronic Centre, Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7125-1737","authenticated-orcid":false,"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"CfAED, Technische Universit&#x00E4;t Dresden, Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref2","first-page":"257","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","volume-title":"Proc. USENIX Secur.","author":"Moscibroda"},{"key":"ref3","first-page":"231","article-title":"STT-RAM memory hierarchy designs aimed to performance, reliability and energy consumption","volume-title":"Proc. ACACES","author":"Escu\u00edn Blasco"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.41"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975719"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2899306"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00039"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2014.6966901"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00059"},{"volume-title":"SpinalHDL. VexRISC-V","year":"2020","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10330165\/10262015.pdf?arnumber=10262015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T23:10:54Z","timestamp":1710371454000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10262015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":15,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2023.3299202","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"type":"print","value":"1943-0663"},{"type":"electronic","value":"1943-0671"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}