{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T14:26:56Z","timestamp":1772720816595,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/les.2023.3314148","type":"journal-article","created":{"date-parts":[[2023,9,12]],"date-time":"2023-09-12T17:34:05Z","timestamp":1694540045000},"page":"227-230","source":"Crossref","is-referenced-by-count":3,"title":["On Automating FPGA Design Build Flow Using GitLab CI"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8286-101X","authenticated-orcid":false,"given":"Chimezie","family":"Eguzo","sequence":"first","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"given":"Benedikt","family":"Scherer","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8328-2175","authenticated-orcid":false,"given":"Daniel","family":"Ke\u00dfel","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7562-3059","authenticated-orcid":false,"given":"Ilja","family":"Bekman","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2267-4893","authenticated-orcid":false,"given":"Matthias","family":"Streun","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0923-145X","authenticated-orcid":false,"given":"Mario","family":"Schlosser","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0682-7941","authenticated-orcid":false,"given":"Stefan","family":"van Waasen","sequence":"additional","affiliation":[{"name":"Central Institute of Engineering, Electronics and Analytics-Electronic Systems (ZEA-2), Forschungszentrum Jülich GmbH, Jülich, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.622512"},{"key":"ref2","volume-title":"Continuous integration of FPGA designs for CMS.","author":"Glein","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LATINCOM.2018.8613210"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/eLmL.2010.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS51330.2020.9268648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842008"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2014.7430860"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2016.8069506"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2013.6829204"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00037"},{"issue":"6","key":"ref11","first-page":"759","volume-title":"Enabling parallelized-QEMU for hardware\/software co-simulation virtual platforms","volume":"10","author":"D\u00edaz","year":"2021"},{"key":"ref12","volume-title":"SkiffOS: Minimal cross-compiled Linux for embedded containers.","author":"Stewart","year":"2021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/delcon54057.2022.9753045"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RCAR52367.2021.9517666"},{"key":"ref15","first-page":"1","volume-title":"Continuous integration using GitLab","volume":"3","author":"Arefeen","year":"2019"},{"key":"ref16","volume-title":"Vivado design suite TCL command reference guide.","year":"2019"},{"key":"ref17","first-page":"2352","volume-title":"Design of Image Transmission and Display System Based on ZYNQ","author":"He","year":"2018"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10541327\/10247255.pdf?arnumber=10247255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T17:50:54Z","timestamp":1717091454000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":17,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/les.2023.3314148","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}