{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T16:08:06Z","timestamp":1780762086265,"version":"3.54.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2022-03027"],"award-info":[{"award-number":["RGPIN-2022-03027"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/les.2023.3329417","type":"journal-article","created":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T18:05:08Z","timestamp":1699034708000},"page":"166-169","source":"Crossref","is-referenced-by-count":3,"title":["Using Static Analysis for Enhancing HLS Security"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2367-6700","authenticated-orcid":false,"given":"Luca","family":"Collini","sequence":"first","affiliation":[{"name":"Department of Electrical and Software Engineering, University of Calgary, Calgary, AB, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1009-5499","authenticated-orcid":false,"given":"Joey","family":"Ah-Kiow","sequence":"additional","affiliation":[{"name":"Department of Electrical and Software Engineering, University of Calgary, Calgary, AB, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9315-1788","authenticated-orcid":false,"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7989-5617","authenticated-orcid":false,"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"Department of Electrical and Software Engineering, University of Calgary, Calgary, AB, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7642-3638","authenticated-orcid":false,"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Center for Cybersecurity, New York University, New York City, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"213","article-title":"HardFails: Insights into software-exploitable hardware bugs","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Secur. 19)","author":"Dessouky"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref3","volume-title":"Working smarter, not harder: NVIDIA closes design complexity gap with HLS","year":"2023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3492345"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.6028\/NIST.IR.8320","article-title":"Hardware-enabled security: Enabling a layered approach to platform security for cloud and edge computing use cases","author":"Bartock","year":"2022"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2021.104311","article-title":"High-level synthesis, cryptography, and side-channel countermeasures: A comprehensive evaluation","volume":"85","author":"Socha","year":"2021","journal-title":"Microprocess. Microsyst."},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884742"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3315574"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3200513"},{"key":"ref11","volume-title":"CWE-CWE-1194: Hardware Design (4.1)","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref14","volume-title":"Vitis accelerated libraries","year":"2023"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563995\/10541327\/10308602.pdf?arnumber=10308602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T17:50:12Z","timestamp":1717091412000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10308602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/les.2023.3329417","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}