{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T22:52:34Z","timestamp":1776725554111,"version":"3.51.2"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/les.2024.3444711","type":"journal-article","created":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T19:08:48Z","timestamp":1733425728000},"page":"321-324","source":"Crossref","is-referenced-by-count":4,"title":["Dynamic Segmented Bus for Energy-Efficient Last-Level Cache in Advanced Interconnect-Dominant Nodes"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6084-9810","authenticated-orcid":false,"given":"Mahta","family":"Mayahinia","sequence":"first","affiliation":[{"name":"Departement of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8555-3581","authenticated-orcid":false,"given":"Tommaso","family":"Marinelli","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automatic Control, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0926-2838","authenticated-orcid":false,"given":"Zhenlin","family":"Pei","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiao-Hsuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9161-1728","authenticated-orcid":false,"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zsolt","family":"Tokei","sequence":"additional","affiliation":[{"name":"Silicon Technology System Unit, IMEC v.z.w., Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Katholieke Universiteit Leuven, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Departement of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Heterogeneous integration in the AI era","volume-title":"Keynote Speech 41st IEEE VTS","author":"Kengeri"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3165738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265076"},{"key":"ref4","first-page":"1","article-title":"Impact of interconnects enhancement on SRAM design beyond 5nm technology node","volume-title":"Proc. IEEE ISCAS","author":"Weckx"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137008"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118311"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900758"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319491"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11802839_8"},{"key":"ref13","article-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","author":"Song","year":"2018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2554561"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2687524"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4563995\/10779572\/10779521.pdf?arnumber=10779521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T01:33:34Z","timestamp":1733880814000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10779521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2024.3444711","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}