{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:46:00Z","timestamp":1784918760549,"version":"3.55.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/les.2024.3447691","type":"journal-article","created":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T19:08:48Z","timestamp":1733425728000},"page":"365-368","source":"Crossref","is-referenced-by-count":10,"title":["SPELL: An End-to-End Tool Flow for LLM-Guided Secure SoC Design for Embedded Systems"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-7726-8032","authenticated-orcid":false,"given":"Sudipta","family":"Paria","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0786-9185","authenticated-orcid":false,"given":"Aritra","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"213","article-title":"HardFails: Insights into software-exploitable hardware bugs","volume-title":"Proc. 28th USENIX Secur. Symp.","author":"Dessouky"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3013727"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref4","article-title":"VerilogEval: Evaluating large language models for Verilog code generation","author":"Liu","year":"2023","journal-title":"arXiv:2309.07544"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref6","article-title":"Unlocking hardware security assurance: The potential of LLMs","author":"Meng","year":"2023","journal-title":"arXiv:2308.11042"},{"key":"ref7","article-title":"LLM-assisted generation of hardware assertions","author":"Kande","year":"2023","journal-title":"arXiv:2306.14027"},{"key":"ref8","article-title":"Using LLMs to facilitate formal verification of RTL","author":"Orenes-Vera","year":"2023","journal-title":"arXiv:2309.09437"},{"key":"ref9","article-title":"Fixing hardware security bugs with large language models","author":"Ahmad","year":"2023","journal-title":"arXiv:2302.01215"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179420"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"key":"ref12","article-title":"ChipNeMo: Domain-adapted LLMs for chip design","author":"Liu","year":"2024","journal-title":"arXiv:2311.00176"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545407"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4563995\/10779572\/10779517.pdf?arnumber=10779517","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:35:35Z","timestamp":1733956535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10779517\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/les.2024.3447691","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}