{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:27:52Z","timestamp":1780586872723,"version":"3.54.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/les.2024.3485002","type":"journal-article","created":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T17:52:19Z","timestamp":1730310739000},"page":"131-134","source":"Crossref","is-referenced-by-count":5,"title":["Energy-Efficient Decoding and Encoding Hardware for Optimized Posit Arithmetic"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9029-6403","authenticated-orcid":false,"given":"Aditya","family":"Anirudh Jonnalagadda","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani, (Hyderabad) Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rishi","family":"Thotli","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani, (Hyderabad) Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7744-4580","authenticated-orcid":false,"given":"Sreehari","family":"Veeramachaneni","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Sri Sivasubramaniya Nadar College of Engineering, Chennai, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4328-6953","authenticated-orcid":false,"given":"Uppugunduru","family":"Anil Kumar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Faculty of Science and Technology (IcfaiTech), The ICFAI Foundation for Higher Education (Deemed to be University), Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0333-9387","authenticated-orcid":false,"given":"Syed","family":"Ershad Ahmed","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani, (Hyderabad) Hyderabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi170206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1987.81037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00029"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00026"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702349"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920936"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980531"},{"key":"ref8","first-page":"1","article-title":"Design of energy efficient and low delay posit multiplier","volume-title":"Proc. 36th Int. Conf. VLSI Des. 22nd Int. Conf. Embed. Syst. (VLSID)","author":"Reddy"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3231642"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3369695"},{"key":"ref11","volume-title":"Posit Standard Documentation Release 4.12-Draft: Standard Posit Arithmetic","year":"2021"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4563995\/11033166\/10739773.pdf?arnumber=10739773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T17:51:35Z","timestamp":1749837095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10739773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":11,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/les.2024.3485002","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"value":"1943-0663","type":"print"},{"value":"1943-0671","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}