{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T18:44:34Z","timestamp":1766083474348,"version":"3.48.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100012725","name":"TecNM","doi-asserted-by":"crossref","award":["22056.25-P"],"award-info":[{"award-number":["22056.25-P"]}],"id":[{"id":"10.13039\/100012725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"CONAHCYT Scholarship","award":["1014860"],"award-info":[{"award-number":["1014860"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Embedded Syst. Lett."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/les.2025.3575017","type":"journal-article","created":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T13:25:23Z","timestamp":1748525123000},"page":"423-426","source":"Crossref","is-referenced-by-count":1,"title":["From MLIR to Scheduled CDFG: A Design Flow for Hardware Resource Estimation"],"prefix":"10.1109","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0629-724X","authenticated-orcid":false,"given":"Joel A.","family":"Quevedo","sequence":"first","affiliation":[{"name":"Posgrado en Ciencias de la Ingeniería, TecNM\/ I.T. de Tijuana, Tijuana, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3793-7484","authenticated-orcid":false,"given":"Yazmin","family":"Maldonado","sequence":"additional","affiliation":[{"name":"Posgrado en Ciencias de la Ingeniería, TecNM\/ I.T. de Tijuana, Tijuana, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3343030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3337323"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3377180"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3532989"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9414-8"},{"article-title":"Restructuring software code for high-level synthesis using a graph-based approach targeting FPGAs","year":"2018","author":"Ferreira","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref8","first-page":"1","article-title":"An MLIR-based compiler flow for system-level design and hardware acceleration","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Agostini"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00060"},{"key":"ref10","first-page":"1","article-title":"HECTOR: A multi-level intermediate representation for hardware synthesis methodologies","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Xu"},{"key":"ref11","article-title":"Platform-aware FPGA system architecture generation based on MLIR","author":"Soldavini","year":"2023","journal-title":"arXiv:2309.12917"},{"key":"ref12","first-page":"1","article-title":"HLS from PyTorch to system verilog with MLIR and CIRCT","volume-title":"Proc. Latte","author":"Urbach"},{"volume-title":"Vitis HLS","year":"2024","key":"ref13"},{"volume-title":"Intel HLS Compiler","year":"2024","key":"ref14"},{"key":"ref15","article-title":"A graph deep learning framework for high-level synthesis design space exploration","author":"Ferretti","year":"2021","journal-title":"arXiv:2111.14767"},{"volume-title":"Application of Evolutionary Algorithms for Multi-Objective Optimization in VLSI and Embedded Systems","year":"2014","author":"Bhuvaneswari","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770772"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0115"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"volume-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"Micheli","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/273276"},{"volume-title":"Algorithms for VLSI Design Automation","year":"1999","author":"Gerez","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.028"},{"key":"ref26","first-page":"117","article-title":"In search of efficient hardware designs: A multi-objective journey through MLIR","author":"Quevedo","year":"2023","journal-title":"Congreso Internacional de Mecatr\u00f3nica, Control e Inteligencia Artif."},{"article-title":"Optimizaci\u00f3n de recursos para plataformas reconfigurables mediante metaheur\u00edsticas","year":"2019","author":"de Bulnes","key":"ref27"}],"container-title":["IEEE Embedded Systems Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/4563995\/11302027\/11017650.pdf?arnumber=11017650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T18:33:46Z","timestamp":1766082826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11017650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/les.2025.3575017","relation":{},"ISSN":["1943-0663","1943-0671"],"issn-type":[{"type":"print","value":"1943-0663"},{"type":"electronic","value":"1943-0671"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}