{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:33:39Z","timestamp":1730280819215,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/llvmhpchipar51896.2020.00010","type":"proceedings-article","created":{"date-parts":[[2021,1,13]],"date-time":"2021-01-13T00:04:29Z","timestamp":1610496269000},"page":"45-55","source":"Crossref","is-referenced-by-count":1,"title":["Towards Automated Kernel Fusion for the Optimisation of Scientific Applications"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Lamzed-Short","sequence":"first","affiliation":[{"name":"University of Warwick,Department of Computer Science,Coventry,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy R.","family":"Law","sequence":"additional","affiliation":[{"name":"AWE Aldermaston,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Mallinson","sequence":"additional","affiliation":[{"name":"Intel Corporation,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gihan R.","family":"Mudalige","sequence":"additional","affiliation":[{"name":"University of Warwick,Department of Computer Science,Coventry,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen A.","family":"Jarvis","sequence":"additional","affiliation":[{"name":"University of Birmingham,UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Cloverleaf: Preparing hydrodynamics codes for exascale","volume":"2013","author":"mallinson","year":"2013","journal-title":"Cray User Group"},{"key":"ref32","article-title":"Improving performance via mini-applications","volume":"3","author":"heroux","year":"2009","journal-title":"Sandia National Laboratories Technical Report SAND2009-5574"},{"journal-title":"STREAM Benchmark Reference Information [Online]","year":"2020","author":"mccalpin","key":"ref31"},{"key":"ref30","article-title":"Shock initiation and detonation models in one and two dimensions. [pbx-9404, rx-03-bb]","volume":"1","author":"cochran","year":"1979","journal-title":"University of California Tech Rep UCID-18024"},{"journal-title":"Intel project for llvm* technology [Online]","year":"2020","key":"ref35"},{"journal-title":"Intel oneAPI Toolkits","year":"0","key":"ref34"},{"journal-title":"Clang a C language family frontend for LLVM [Online]","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2018.8639483"},{"journal-title":"oneAPI Specification","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref14","first-page":"41","article-title":"Linear loop transformations in optimising compilers for parallel machines","volume":"27","author":"kulkarni","year":"1995","journal-title":"Australian Computer Journal"},{"key":"ref15","article-title":"An aggressive approach to loop unrolling","author":"davidson","year":"1995","journal-title":"Citeseer Tech Rep"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2016.008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.44"},{"key":"ref18","first-page":"1","article-title":"Polly-polyhedral optimization in llvm","volume":"2011","author":"grosser","year":"0","journal-title":"Proc Int'l Workshop Polyhedral Compilation Techniques (IMPACT)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3183767.3183779"},{"journal-title":"llvm Function Class Reference [Online]","year":"2020","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2018.8639205"},{"journal-title":"Writing an LLVM Pass","year":"2020","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2778161"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2172\/4783904"},{"journal-title":"SYCL Overview","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2833157.2833162"},{"journal-title":"High-Performance Code Generation though Fusion and Vectorization","year":"2017","author":"sewall","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.07.003"},{"journal-title":"Arm compiler","year":"2020","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/P3HPC49587.2019.00012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57659-2_18"},{"journal-title":"Revisiting loop fusion and its place in the loop transformation framework [Online]","year":"2018","author":"barton","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807510"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3078155.3078189"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2015.12"},{"journal-title":"LLVM's Analysis and Transform Passes - LLVM 10 documentation","year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238008"}],"event":{"name":"2020 IEEE\/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar)","start":{"date-parts":[[2020,11,12]]},"location":"GA, USA","end":{"date-parts":[[2020,11,12]]}},"container-title":["2020 IEEE\/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9306857\/9306935\/09307048.pdf?arnumber=9307048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:21:20Z","timestamp":1657318880000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9307048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/llvmhpchipar51896.2020.00010","relation":{},"subject":[],"published":{"date-parts":[[2020,11]]}}}