{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:34:07Z","timestamp":1740180847203,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Mid-Career Institute Research and Development Award from IIT Madras","doi-asserted-by":"publisher","award":["DST-FIST Grant from Government of India (2017\u20132022)","SR\/FST\/ETI-423\/2016"],"award-info":[{"award-number":["DST-FIST Grant from Government of India (2017\u20132022)","SR\/FST\/ETI-423\/2016"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Netw. Lett."],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/lnet.2020.3008956","type":"journal-article","created":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T21:45:43Z","timestamp":1594676743000},"page":"124-127","source":"Crossref","is-referenced-by-count":2,"title":["Collaborative Packet Header Parsing in NetFPGA-Based High Speed Switches"],"prefix":"10.1109","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5231-2725","authenticated-orcid":false,"given":"Ganesh C.","family":"Sankaran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8425-3432","authenticated-orcid":false,"given":"Krishna M.","family":"Sivalingam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"NetFPGA\/P4-NetFPGA-public Wiki","year":"2018","author":"ibanez","key":"ref4"},{"journal-title":"Language Specification","year":"2019","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5462139"},{"journal-title":"p4lang-Tests","year":"2016","author":"fingerhut","key":"ref5"},{"journal-title":"NetFPGA","year":"2019","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"},{"journal-title":"FlueNT10G—Open-Source FPGA Network Tester","year":"2019","author":"oeldemann","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2018.8850761"}],"container-title":["IEEE Networking Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8253410\/9173852\/09139442.pdf?arnumber=9139442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:06:41Z","timestamp":1651064801000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9139442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":9,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/lnet.2020.3008956","relation":{},"ISSN":["2576-3156"],"issn-type":[{"type":"electronic","value":"2576-3156"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}