{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:38Z","timestamp":1776441698682,"version":"3.51.2"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Lett."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/lssc.2025.3526877","type":"journal-article","created":{"date-parts":[[2025,1,6]],"date-time":"2025-01-06T19:58:05Z","timestamp":1736193485000},"page":"33-36","source":"Crossref","is-referenced-by-count":5,"title":["A 1.1-pJ\/b\/Lane, 1.8-Tb\/s Chiplet Using 113-Gb\/s PAM-4 Transceiver With Equalization Strategy to Reduce Fractionally Spaced 0.5-UI ISI in 5-nm CMOS"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9834-5733","authenticated-orcid":false,"given":"G.","family":"Gangasani","sequence":"first","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mostafa","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Singh","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Storaska","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Prabakaran","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Mohammad","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Baecher","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Shannon","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sorna","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Wielgos","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jenkins","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Ramakrishna","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U.","family":"Shukla","sequence":"additional","affiliation":[{"name":"Department of Central Engineering-AMS, Marvell Semiconductor Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Common Electrical I\/O (CEI)","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731636"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/s0026-0576(00)81424-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141802"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365752"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631427"}],"container-title":["IEEE Solid-State Circuits Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8011414\/10804564\/10829856.pdf?arnumber=10829856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,28]],"date-time":"2025-01-28T18:47:06Z","timestamp":1738090026000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10829856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/lssc.2025.3526877","relation":{},"ISSN":["2573-9603"],"issn-type":[{"value":"2573-9603","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}