{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:44:27Z","timestamp":1772642667273,"version":"3.50.1"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3059.001"],"award-info":[{"award-number":["3059.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Lett."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/lssc.2025.3527153","type":"journal-article","created":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:43:19Z","timestamp":1736368999000},"page":"57-60","source":"Crossref","is-referenced-by-count":1,"title":["A 65-nm Delta-Sigma ADC-Based VDD-Variation-Tolerant Power-Side-Channel-Attack Sensor"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3125-3580","authenticated-orcid":false,"given":"Shota","family":"Konno","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6381-6362","authenticated-orcid":false,"given":"Zachary J.","family":"Ellis","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0725-1593","authenticated-orcid":false,"given":"Anupam","family":"Golder","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5307-8117","authenticated-orcid":false,"given":"Sigang","family":"Ryu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Daniel","family":"Dinu","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation Hillsboro, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4189-5860","authenticated-orcid":false,"given":"Avinash","family":"Varna","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation Hillsboro, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1344-7533","authenticated-orcid":false,"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation Hillsboro, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8391-0576","authenticated-orcid":false,"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492345"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830158"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3310266"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LSENS.2023.3259301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401474"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas47672.2021.9531778"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631498"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"container-title":["IEEE Solid-State Circuits Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8011414\/10804564\/10833854.pdf?arnumber=10833854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:50:04Z","timestamp":1740084604000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10833854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/lssc.2025.3527153","relation":{},"ISSN":["2573-9603"],"issn-type":[{"value":"2573-9603","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}