{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:53:59Z","timestamp":1767084839992,"version":"build-2065373602"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014553","name":"Samsung Advanced Institute of Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014553","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Lett."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/lssc.2025.3532788","type":"journal-article","created":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T14:03:04Z","timestamp":1737554584000},"page":"269-272","source":"Crossref","is-referenced-by-count":1,"title":["5-nm High-Efficiency and High-Density Digital SRAM In-Memory-Computing Macros for AI Accelerators"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3091-8739","authenticated-orcid":false,"given":"Seok-Ju","family":"Yun","sequence":"first","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7113-1161","authenticated-orcid":false,"given":"Jaehyuk","family":"Lee","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2899-5092","authenticated-orcid":false,"given":"Sungmeen","family":"Myung","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6563-8905","authenticated-orcid":false,"given":"Jangho","family":"An","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"given":"Daekun","family":"Yoon","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2727-0791","authenticated-orcid":false,"given":"Seungchul","family":"Jung","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6688-0886","authenticated-orcid":false,"given":"Soonwan","family":"Kwon","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2286-3790","authenticated-orcid":false,"given":"Sangjoon","family":"Kim","sequence":"additional","affiliation":[{"name":"System Research Center, Samsung Advanced Institute of Technology, Suwon, South Korea"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Fully row\/column-parallel in-memory computing SRAM macro employing capacitor-based mixed-signal computation with 5-b inputs","volume-title":"Proc. Symp. VLSI Technol.","author":"Lee"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"}],"container-title":["IEEE Solid-State Circuits Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8011414\/10804564\/10849601.pdf?arnumber=10849601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T14:28:23Z","timestamp":1759242503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10849601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/lssc.2025.3532788","relation":{},"ISSN":["2573-9603"],"issn-type":[{"type":"electronic","value":"2573-9603"}],"subject":[],"published":{"date-parts":[[2025]]}}}