{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T04:05:49Z","timestamp":1743653149566,"version":"3.40.3"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","award":["IO220818-02092-01"],"award-info":[{"award-number":["IO220818-02092-01"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["RS-2024-00508462"],"award-info":[{"award-number":["RS-2024-00508462"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT, South Korea","doi-asserted-by":"publisher","award":["IITP-2025-RS-2023-00260091","RS-2023-00207919","RS-2023-00218255"],"award-info":[{"award-number":["IITP-2025-RS-2023-00260091","RS-2023-00207919","RS-2023-00218255"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Lett."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/lssc.2025.3551357","type":"journal-article","created":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T17:46:55Z","timestamp":1742320015000},"page":"73-76","source":"Crossref","is-referenced-by-count":0,"title":["Compact Single-Stage Input and Output Rail-to-Rail Class AB Buffer Amplifier With an Asymmetric Output Structure"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1802-4986","authenticated-orcid":false,"given":"Young-Ju","family":"Oh","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Sogang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9879-7067","authenticated-orcid":false,"given":"Hyun-Woo","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Sogang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6869-6828","authenticated-orcid":false,"given":"Hyeonho","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Sogang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5490-908X","authenticated-orcid":false,"given":"Jeeyoung","family":"Shin","sequence":"additional","affiliation":[{"name":"Department of Mechanical Engineering, Sookmyung Women’s University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7999-3305","authenticated-orcid":false,"given":"Junwon","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Sookmung Women’s University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4631-7412","authenticated-orcid":false,"given":"Woong","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Sookmung Women’s University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1597-5727","authenticated-orcid":false,"given":"Sung-Wan","family":"Hong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Sogang University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2584919"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2577838"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2477944"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492475"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2993059"}],"container-title":["IEEE Solid-State Circuits Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8011414\/10804564\/10927604.pdf?arnumber=10927604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T08:56:16Z","timestamp":1743584176000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10927604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/lssc.2025.3551357","relation":{},"ISSN":["2573-9603"],"issn-type":[{"type":"electronic","value":"2573-9603"}],"subject":[],"published":{"date-parts":[[2025]]}}}