{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T20:33:42Z","timestamp":1770582822010,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4502802"],"award-info":[{"award-number":["2023YFB4502802"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62474010"],"award-info":[{"award-number":["62474010"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Guangdong Provincial Key Laboratory of In-Memory Computing Chips","award":["2024B1212020002"],"award-info":[{"award-number":["2024B1212020002"]}]},{"name":"Shenzhen Science and Technology Program","award":["JCYJ20241202125907011"],"award-info":[{"award-number":["JCYJ20241202125907011"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Lett."],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/lssc.2025.3567840","type":"journal-article","created":{"date-parts":[[2025,5,7]],"date-time":"2025-05-07T17:55:57Z","timestamp":1746640557000},"page":"153-156","source":"Crossref","is-referenced-by-count":1,"title":["A 15T SRAM Cell-Based Fully-Digital Computing-in-Memory Macro Supporting High Parallelism and Fine-Grained Simultaneous Read + Write + MAC Operations"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5066-5869","authenticated-orcid":false,"given":"Hao","family":"Guo","sequence":"first","affiliation":[{"name":"Guangdong Provincial Key Laboratory of In-Memory Computing Chips, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8376-2348","authenticated-orcid":false,"given":"Jiawei","family":"Chen","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Key Laboratory of In-Memory Computing Chips, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2815-6168","authenticated-orcid":false,"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Key Laboratory of In-Memory Computing Chips, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref3","first-page":"252","article-title":"16.4 An 89TOPS\/W and 16.3TOPS\/mm2 all-digital SRAM-based full-precision compute-in-memory macro in 22nm for machine-learning edge applications","volume-title":"Proc. IEEE ISSCC","author":"Chih"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3166944"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref6","first-page":"188","article-title":"A 1.041-Mb\/mm2 27.38-TOPS\/W signed-INT8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28nm with reconfigurable bitwise operation for AI and embedded applications","volume-title":"Proc. IEEE ISSCC","author":"Yan"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830438"},{"key":"ref8","first-page":"1","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous MAC and write operations","volume-title":"Proc. IEEE ISSCC","author":"Fujiwara"},{"key":"ref9","first-page":"132","article-title":"A 4nm 6163-TOPS\/W\/b 4790-TOPS\/mm2 SRAM based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous MAC and weight update","volume-title":"Proc. IEEE ISSCC","author":"Mori"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454556"}],"container-title":["IEEE Solid-State Circuits Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8011414\/10804564\/10990287.pdf?arnumber=10990287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:55:19Z","timestamp":1749578119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10990287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/lssc.2025.3567840","relation":{},"ISSN":["2573-9603"],"issn-type":[{"value":"2573-9603","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}