{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:41:14Z","timestamp":1780501274727,"version":"3.54.1"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/mapr53640.2021.9585245","type":"proceedings-article","created":{"date-parts":[[2021,10,29]],"date-time":"2021-10-29T19:28:04Z","timestamp":1635535684000},"page":"1-6","source":"Crossref","is-referenced-by-count":41,"title":["A review of SNN implementation on FPGA"],"prefix":"10.1109","author":[{"given":"Quoc Trung","family":"Pham","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thu Quyen","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Phuong Chi","family":"Hoang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Quang Hieu","family":"Dang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Duc Minh","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huy Hoang","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IRIS.2017.8250111"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2007.4371062"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CCDC.2019.8832952"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865173"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2014.7002206"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.46"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2696985"},{"key":"ref36","first-page":"184","article-title":"Cerebellum-like neural network for short-range timing function of a robotic speaking system","author":"nhu","year":"2017","journal-title":"3rd International conference on control automation and robotics (ICCAR)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937649"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272339"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2020.2980475"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2003.1217666"},{"key":"ref11","first-page":"1805","article-title":"FPGA implementation of a biological neural network based on the HodgkinHuxley neuron model","volume":"62","author":"yaghini","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems-I"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2598161"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2020.2995869"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2938180"},{"key":"ref15","first-page":"55","article-title":"Neural encoding and spike generation for Spiking Neural Networks implemented in FPGA","author":"neto","year":"2015","journal-title":"International Conference on Electronics Communications and Computers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322906"},{"key":"ref17","article-title":"FPGA implementation of spiking neural network","author":"rosado","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351562"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527499"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2934939"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2020.02.011"},{"key":"ref27","first-page":"1","article-title":"SPANNER: A Self-Repairing Spiking Neural Network Hardware Architecture","author":"liu","year":"2017","journal-title":"IEEE Transactions on Neural Networks and Learning Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2957245"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01245"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CIMSVP.2009.4925644"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2941772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942083"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.09.036"},{"key":"ref9","first-page":"1","article-title":"Time Step Impact on Performance and Accuracy of Izhikevich Neuron: Software Simulation and Hardware Implementation","author":"heidarpur","year":"2020","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MNANO.2018.2845078"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2018.8626301"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2673021"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/CSNT.2015.216"},{"key":"ref22","article-title":"Homeostatic Fault Tolerance in Spiking Neural Networks utilizing Dynamic Partial Reconfiguration of FPGAs","author":"johnson","year":"2018","journal-title":"31th Int Conf on VLSI Design (VL-SID)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SSCI.2018.8628710"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2018.8317232"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01245"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2726763"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SSCI.2016.7850175"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW50202.2020.00022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489263"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICSIPA.2017.8120602"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489381"}],"event":{"name":"2021 International Conference on Multimedia Analysis and Pattern Recognition (MAPR)","location":"Hanoi, Vietnam","start":{"date-parts":[[2021,10,15]]},"end":{"date-parts":[[2021,10,16]]}},"container-title":["2021 International Conference on Multimedia Analysis and Pattern Recognition (MAPR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585222\/9585196\/09585245.pdf?arnumber=9585245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:56:03Z","timestamp":1652201763000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9585245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/mapr53640.2021.9585245","relation":{},"subject":[],"published":{"date-parts":[[2021,10]]}}}