{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:40:21Z","timestamp":1725511221772},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mascot.2004.1348304","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"484-493","source":"Crossref","is-referenced-by-count":0,"title":["Mining performance data from sampled event traces"],"prefix":"10.1109","author":[{"given":"R.","family":"Portillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Villa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.J.","family":"Teller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"13","article-title":"Memory performance profiling via sampled performance monitor event traces","author":"villa","year":"2004","journal-title":"5th Ann Austin CAS Conf"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2004.1316135"},{"journal-title":"TPC Benchmark C Standard Specification Revision 3 0","year":"1995","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/253260.253279"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"7","article-title":"Memory profiling using hardware counters","author":"itzkowitz","year":"2004","journal-title":"CD Proc SC 2003"},{"journal-title":"The POWER4 Processor Introduction and Tuning Guide","year":"2001","key":"6"},{"journal-title":"POWER4 System Architecture","year":"2001","key":"5"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessy","key":"4"},{"key":"9","first-page":"37","article-title":"MemorIES: A programmable, real-time hardware emulation tool for multiprocessor server design","author":"nanda","year":"2000","journal-title":"Proc 9th Intl Conf on Architectural Support for Programming Languages and O S"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694759"}],"event":{"name":"The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, 2004. (MASCOTS 2004). Proceedings.","location":"Volendam, The Netherlands, EU"},"container-title":["The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, 2004. (MASCOTS 2004). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9336\/29647\/01348304.pdf?arnumber=1348304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:32:27Z","timestamp":1489458747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1348304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mascot.2004.1348304","relation":{},"subject":[]}}