{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:52:45Z","timestamp":1774965165379,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T00:00:00Z","timestamp":1605571200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T00:00:00Z","timestamp":1605571200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T00:00:00Z","timestamp":1605571200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization (NEDO)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,17]]},"DOI":"10.1109\/mascots50786.2020.9285962","type":"proceedings-article","created":{"date-parts":[[2020,12,21]],"date-time":"2020-12-21T23:22:16Z","timestamp":1608592936000},"page":"1-8","source":"Crossref","is-referenced-by-count":17,"title":["Reliable Reverse Engineering of Intel DRAM Addressing Using Performance Counters"],"prefix":"10.1109","author":[{"given":"Christian","family":"Helm","sequence":"first","affiliation":[]},{"given":"Soramichi","family":"Akiyama","sequence":"additional","affiliation":[]},{"given":"Kenjiro","family":"Taura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref12","first-page":"37","article-title":"Pikit: A new kernel-independent processor-interconnect rootkit","author":"song","year":"2016","journal-title":"25th USENIX Security Symposium"},{"key":"ref13","volume":"2","author":"corporation","year":"2011","journal-title":"Intel Xeon Processor 5500 Series Datasheet"},{"key":"ref14","year":"2018","journal-title":"FUJITSU Server PRIMERGY & PRIMEQUEST Memory Performance of Xeon scalable processor ( Skylake-SP ) based Systems"},{"key":"ref15","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref16","author":"seaborn","year":"0","journal-title":"How physical addresses map to rows and banks in DRAM"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"ref18","author":"hillenbrand","year":"2017","journal-title":"Physical Address Decoding in Intel Xeon v3\/v4 CPUs A Supplemental Datasheet"},{"key":"ref19","author":"corporation","year":"2017","journal-title":"Intel® Xeon® Processor Scalable Memory Family Uncore Performance Monitoring Reference Manual"},{"key":"ref4","article-title":"Row Buffer Locality-AwareData Placement in Hybrid Memories","volume":"5","author":"yoon","year":"2011","journal-title":"SAFARI Technical Report"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2019PAP0012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref1","year":"0","journal-title":"Graham Allan Ddr4 bank groups in embedded applications"},{"key":"ref9","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","author":"pessl","year":"2016","journal-title":"USENIX Security Symposium"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"ref22","author":"corporation","year":"2012","journal-title":"Intel Xeon Processor E5–2600 Product Family Uncore Performance Monitoring Guide"},{"key":"ref21","first-page":"1618","article-title":"Architecture supported synchronization-based cache coherence protocol for many-core processors","volume":"32","author":"huang","year":"2009","journal-title":"Jisuanji Xuebao\/Chinese Journal of Computers"}],"event":{"name":"2020 28th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)","location":"Nice, France","start":{"date-parts":[[2020,11,17]]},"end":{"date-parts":[[2020,11,19]]}},"container-title":["2020 28th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9285930\/9285931\/09285962.pdf?arnumber=9285962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:50:47Z","timestamp":1656453047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9285962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,17]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/mascots50786.2020.9285962","relation":{},"subject":[],"published":{"date-parts":[[2020,11,17]]}}}