{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:00Z","timestamp":1759147440321},"reference-count":99,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1979,10,1]],"date-time":"1979-10-01T00:00:00Z","timestamp":307584000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1979,10]]},"DOI":"10.1109\/mc.1979.1658490","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:32Z","timestamp":1188938132000},"page":"9-21","source":"Crossref","is-referenced-by-count":55,"title":["Testing Logic Networks and Designing for Testability"],"prefix":"10.1109","volume":"12","author":[{"family":"Williams","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Parker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009041"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224264"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223162"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/T-C.1975.224249","article-title":"fault masking in combinational logic circuits","volume":"c 24","author":"dias","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"ref31","author":"boute","year":"1972","journal-title":"Equivalence and Dominance Relations Between Output Faults in Sequential Machines"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223832"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224257"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref35","author":"mei","year":"1970","journal-title":"Fault Dominance in Combinational Circuits"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/T-C.1971.223129","article-title":"fault equivalence in combinational logic networks","volume":"c 20","author":"mccluskey","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref28","first-page":"441","article-title":"utilization of a structured design for reliability & serviceability","author":"williams","year":"1978","journal-title":"Government Microcircuits Applications Conference Digest of Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223832"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref22","first-page":"15","article-title":"signature analysis-concepts, examples, and guidelines","author":"nadig","year":"1977","journal-title":"Hewlett-Packard J"},{"key":"ref21","first-page":"113","article-title":"design forethought promotes easier testing of microcomputer boards","author":"lippman","year":"1979","journal-title":"Electronics"},{"key":"ref24","first-page":"6","article-title":"future testing of large lsi circuit cards","author":"stewart","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref23","first-page":"122","article-title":"designing a serviceman's needs into microprocessor-based systems","author":"neil","year":"1979","journal-title":"Electronics"},{"key":"ref26","first-page":"68","article-title":"signature analysis, enhancing the serviceability of microprocessor-based industrial products","author":"white","year":"1978","journal-title":"Proc 4th IECI Annual Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323436"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674661"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224182"},{"key":"ref59","first-page":"379","article-title":"fault location in a semiconductor random access memory unit","volume":"c 27","author":"strini","year":"1978","journal-title":"IEEE-TC"},{"key":"ref58","first-page":"5","article-title":"a rationale for the random testting of combinational digital circuits","author":"shedletsky","year":"1975","journal-title":"Digest of Papers Compcon 75 Fall"},{"key":"ref57","article-title":"compact testing: testing with compressed data","author":"parker","year":"1976","journal-title":"FTCS-6 Digest of Papers Sixth Int'l Symp on Fault-Tolerant Computing"},{"key":"ref56","first-page":"70","article-title":"expanding the boundaries of lsi testing with an advanced pattern controller","author":"palmquist","year":"1976","journal-title":"Digest of Papers 1976 Annl Semiconductor Test Symp"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675142"},{"key":"ref54","first-page":"13","article-title":"a simple concept in microprocessor testing","author":"lee","year":"1976","journal-title":"Digest of Papers 1976 Annl Semiconductor Test Symp"},{"key":"ref53","first-page":"47","article-title":"economic realities of testing microprocessors","author":"healy","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674661"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674668"},{"key":"ref4","author":"hennie","year":"1968","journal-title":"Finite State Models for Logical Machines"},{"key":"ref3","author":"friedman","year":"1971","journal-title":"Fault Detection in Digital Circuits"},{"key":"ref6","first-page":"45","article-title":"designing lsi logic for testability","author":"muehldorf","year":"1976","journal-title":"Digest of Papers 1976 Annl Semiconductor Test Symp"},{"key":"ref5","first-page":"58","article-title":"a new look at test generation and verification","author":"kovijanic","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref8","year":"1972","journal-title":"IEEE Standard Dictionary of Electrical and Electronics Terms"},{"key":"ref49","first-page":"8","article-title":"rapid digital fault isolation with fastrace","author":"groves","year":"1979","journal-title":"Hewlett-Packard J"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1973.5216474"},{"key":"ref9","year":"0","journal-title":"A Designer's Guide to Signature Analysis"},{"key":"ref46","first-page":"54","article-title":"system for logic, parametric and analog testing","author":"czepiel","year":"1976","journal-title":"Digest of Papers 1976 Annl Semiconductor Test Symp"},{"key":"ref45","first-page":"38","article-title":"exhaustive testing of microprocessors and related devices: a practical solution","author":"bisset","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref48","first-page":"16","article-title":"test techniques for circuit boards containing large memories and microprocessors","author":"gimmer","year":"1976","journal-title":"Digest of Papers 1976 Annl Semiconductor Test Symp"},{"key":"ref47","first-page":"2","article-title":"signature analysis: a new digital field service method","author":"frohwerk","year":"1977","journal-title":"Hewlett&#x2010 Packard J"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223637"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674668"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674659"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224296"},{"key":"ref73","first-page":"62","article-title":"adaptive random test generation","volume":"1","author":"parker","year":"1976","journal-title":"J Design Automation and Fault-Tolerant Comput"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674880"},{"key":"ref71","author":"page","year":"1969","journal-title":"Generation of Diagnostic Tests Using Prime Implicants"},{"key":"ref70","first-page":"89","article-title":"optimized stuck fault test patterns for pla macros","author":"muehldorf","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref76","author":"poage","year":"1963","journal-title":"Mathematical Theory of Automation"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223315"},{"key":"ref74","author":"parker","year":"1973","journal-title":"Probabilistic Test Generation"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1964.7"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref60","first-page":"144","article-title":"an engineering approach to ic test system maintenance","author":"weller","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009081"},{"key":"ref63","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/T-C.1971.223126","article-title":"derivation of minimum test sets for unate logical circuits","volume":"c 20","author":"betancourt","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223124"},{"key":"ref65","first-page":"479","article-title":"test generation for large networks","author":"bottorff","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/320954.320957"},{"key":"ref67","first-page":"486","article-title":"delay test generation","author":"hsieh","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224083"},{"key":"ref2","author":"chang","year":"1970","journal-title":"Fault Diagnosis of Digital Systems"},{"key":"ref69","first-page":"4","article-title":"test pattern generation as a part of the total design process","author":"muehldorf","year":"1978","journal-title":"LSI and Boards Digest of Papers 1978 Annual Semiconductor Test Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674591"},{"key":"ref94","first-page":"491","article-title":"delay test simulation","author":"storey","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219384"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264063"},{"key":"ref91","first-page":"13","article-title":"software simulator speeds digital board. test generation","author":"parker","year":"1979","journal-title":"Hewlett-Packard J"},{"key":"ref90","first-page":"194","article-title":"functional technique for efficient digital fault simulation","author":"manning","year":"1968","journal-title":"IEEE International Convention Digest"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323496"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323496"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/800153.804937"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/1476936.1476973"},{"key":"ref10","article-title":"partitioning for testability","volume":"1","author":"akers","year":"1977","journal-title":"J Design Automation and Fault Tolerant Computing"},{"key":"ref11","article-title":"impact of lsi on complex digital circuit board testing","author":"bottorff","year":"1977","journal-title":"Electro 77"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1978.1155765"},{"key":"ref13","year":"0","journal-title":"Designing Digital Circuits for Testability"},{"key":"ref14","first-page":"165","article-title":"a logic design structure for lsi testability","volume":"2","author":"eichelberger","year":"1978","journal-title":"J Design Automation and Fault Tolerant Computing"},{"key":"ref15","first-page":"462","article-title":"a logic design structure for lsi testing","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref16","first-page":"266","article-title":"a logic design structure for testing internal arrays","author":"eichelberger","year":"1978","journal-title":"Proc 1st USA-Japan Comput Conf"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"key":"ref17","first-page":"114","article-title":"test generation systems in japan","author":"funatsu","year":"1975","journal-title":"Proc 12th Design Automation Symp"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224290"},{"key":"ref18","first-page":"469","article-title":"automatic checking of logic design structure for compliance with testability groundrules","author":"godoy","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref84","first-page":"19","article-title":"random patterns within a structured sequential logic design","author":"williams","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/T-C.1974.223777","article-title":"on modifying logic networks to improve their diagnosability","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref83","first-page":"742","article-title":"an algorithm for the detection of test sets for combinational logic networks","volume":"c 25","author":"wang","year":"1975","journal-title":"IEEE-TC"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0114"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224204"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222830"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223820"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34724\/01658490.pdf?arnumber=1658490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:56:30Z","timestamp":1642006590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1658490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1979,10]]},"references-count":99,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/mc.1979.1658490","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1979,10]]}}}