{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:39:01Z","timestamp":1694630341447},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[1979,12,1]],"date-time":"1979-12-01T00:00:00Z","timestamp":312854400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1979,12]]},"DOI":"10.1109\/mc.1979.1658578","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:32Z","timestamp":1188938132000},"page":"66-76","source":"Crossref","is-referenced-by-count":13,"title":["Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor"],"prefix":"10.1109","volume":"12","author":[{"family":"Kaminsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Davidson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1979.1658617"},{"key":"ref11","author":"kaminsky","year":"1977","journal-title":"Architecture for Multiple Instruction Stream LSI Processors"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1977.315870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/359436.359442"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.5009295"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676122"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/356683.356687"},{"key":"ref5","first-page":"43","article-title":"control store organization for multiple stream pipelined processors","author":"emer","year":"1978","journal-title":"Proc 1978 Int'l Conf on Parallel Processing"},{"key":"ref8","author":"fawcett","year":"1975","journal-title":"Maximal Clocking Rates for Pipelined Digital Systems"},{"key":"ref7","first-page":"547","article-title":"cost-effective design of special purpose processors: a fast fourier transform case study","author":"larson","year":"1973","journal-title":"Proc Eleventh Annual Allerton Conf on Circuit and System Theory"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323457"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1976.218465"},{"key":"ref9","author":"emer","year":"1979","journal-title":"Shared Resources for Multiple Stream Pipelined Processors"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34726\/01658578.pdf?arnumber=1658578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:56:34Z","timestamp":1642006594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1658578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1979,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/mc.1979.1658578","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1979,12]]}}}