{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T13:42:50Z","timestamp":1710337370054},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1980,3,1]],"date-time":"1980-03-01T00:00:00Z","timestamp":320716800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1980,3]]},"DOI":"10.1109\/mc.1980.1653524","type":"journal-article","created":{"date-parts":[[2007,8,22]],"date-time":"2007-08-22T16:04:20Z","timestamp":1187798660000},"page":"9-15","source":"Crossref","is-referenced-by-count":16,"title":["Test Generation Techniques"],"prefix":"10.1109","volume":"13","author":[{"family":"Akers","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675841"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/T-C.1971.223126","article-title":"derivation of minimum test sets for unate logical circuits","volume":"c 20","author":"betancourt","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009174"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223638"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532654"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10246"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674666"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224261"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264621"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/T-C.1974.223821","article-title":"on the design of logic networks with redundancy and testability considerations","volume":"c 23","author":"dandapani","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref12","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674663"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674662"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1137\/0107041"},{"key":"ref17","author":"davio","year":"1978","journal-title":"Discrete and Switching Functions"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008925"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref28","article-title":"a graph theoretical and probabilistic approach to the fault detection of digital circuits","author":"rault","year":"1971","journal-title":"Digest of Papers 20th Int l Symp Fault-Tolerant Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224205"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TC.1968.229394","article-title":"fault testing and diagnosis in combinational digital circuits","volume":"c 17","author":"kautz","year":"1968","journal-title":"IEEE Transactions on Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224019"},{"key":"ref29","first-page":"175","article-title":"random testing: practicality vs. verified effectiveness","author":"shedletsky","year":"1977","journal-title":"Proc Seventh Ann Int'l Conf Fault-Tolerant Computing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264778"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264210"},{"key":"ref2","first-page":"176","author":"rault","year":"1977","journal-title":"Rational Fault Analysis"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1971.216811"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223124"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675175"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223699"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1979.6367975"},{"key":"ref23","first-page":"83","article-title":"on fault simulation techniques","volume":"3","author":"ozguner","year":"1979","journal-title":"J Design Automation & Fault Tolerant Computing"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref25","author":"aho","year":"1976","journal-title":"The Design and Analysis of Computer Algorithms"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34655\/01653524.pdf?arnumber=1653524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:56:55Z","timestamp":1641988615000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1653524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1980,3]]},"references-count":39,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mc.1980.1653524","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1980,3]]}}}