{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T07:29:20Z","timestamp":1780471760519,"version":"3.54.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1986,2,1]],"date-time":"1986-02-01T00:00:00Z","timestamp":507600000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1986,2]]},"DOI":"10.1109\/mc.1986.1663151","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:32Z","timestamp":1188938132000},"page":"78-87","source":"Crossref","is-referenced-by-count":110,"title":["Fault Tolerance Techniques for Array Structures Used in Supercomputing"],"prefix":"10.1109","volume":"19","author":[{"family":"Negrini","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Sami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Stefanelli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1982.49"},{"key":"ref11","first-page":"74","article-title":"fault-tolerance and two-level pipelining in vlsi systolic arrays","author":"kung","year":"1984","journal-title":"Proc MIT Conf Advanced Research in VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009312"},{"key":"ref14","first-page":"26","article-title":"diogenes: a methodology for designing fault-tolerant vlsi processor arrays","author":"chung","year":"1983","journal-title":"Proc 13th Int'l Symp Fault-Tolerant Computing (FTCS-13)"},{"key":"ref15","first-page":"565","article-title":"reconfigurable architectures for vlsi implementation","author":"sami","year":"1983","journal-title":"Proc Nat'l Computer Conf (NCC-83)"},{"key":"ref16","first-page":"611","article-title":"wafer-scale integration of pipelined processors","author":"fried","year":"1984","journal-title":"Proc Int'l Conf Computer Design (ICCD-84)"},{"key":"ref17","first-page":"623","article-title":"designing systolic algorithms for fault tolerance","author":"fussell","year":"1984","journal-title":"Proc Int'l Conf Computer Design (ICCD-84)"},{"key":"ref18","first-page":"190","article-title":"algorithms for self-reconfiguration of wafer-scale regular arrays","author":"negrini","year":"1985","journal-title":"Proc Int'l Conf Circuits and Systems (ICCAS-85)"},{"key":"ref19","first-page":"200","article-title":"fault tolerance of vlsi processing arrays: the time-redundancy approach","author":"sami","year":"1984","journal-title":"Proc 1984 Real-Time Systems Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675517"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675280"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref5","first-page":"262","article-title":"wafer-scale integration of configurable highly parallel (chip) processor","author":"hedlund","year":"1982","journal-title":"Proc Int l Conf Parallel Processing"},{"key":"ref8","author":"siewiorek","year":"1982","journal-title":"The Theory and Practice of Reliable System Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653826"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/800053.801922"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1972.8647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676058"},{"key":"ref20","first-page":"460","article-title":"fault-tolerance approaches for vlsi\/wsi arrays","author":"negrini","year":"1985","journal-title":"Proc Conf Computers and Communication"},{"key":"ref22","first-page":"429","article-title":"time redundancy in wsi array of processing elements","author":"negrini","year":"1985","journal-title":"Proc Int'l Conf Supercomputing Systems (SCS-85)"},{"key":"ref21","first-page":"205","article-title":"fault-stealing: an approach to fault-tolerance of vlsi array structures","author":"sami","year":"1985","journal-title":"Proc Int'l Conf Circuits and Systems (ICCAS-85)"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34814\/01663151.pdf?arnumber=1663151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:30:00Z","timestamp":1638217800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1663151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,2]]},"references-count":22,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mc.1986.1663151","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1986,2]]}}}