{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:41:09Z","timestamp":1694630469866},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1986,4,1]],"date-time":"1986-04-01T00:00:00Z","timestamp":512697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1986,4]]},"DOI":"10.1109\/mc.1986.1663207","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:32Z","timestamp":1188938132000},"page":"72-85","source":"Crossref","is-referenced-by-count":1,"title":["An Integrated Design System for the SX-1 and SX-2 Supercomputers"],"prefix":"10.1109","volume":"19","author":[{"family":"Suzuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Takahashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sugimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kuwata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585339"},{"key":"ref3","first-page":"88","article-title":"logic design verification using automated test generation","author":"sasaki","year":"1984","journal-title":"Proc 1984 Int Test Conf"},{"key":"ref10","first-page":"88","article-title":"automatic test generation for large digital circuits","author":"yamada","year":"1977","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref6","first-page":"46","article-title":"master2: a hierarchical layout system for gate arrays","author":"yabe","year":"1983","journal-title":"Proc 1983 Int'l Conf Computer-Aided Design (ICCAD-83)"},{"key":"ref11","first-page":"22","article-title":"application of shift registers approach and its effective implementation","author":"kawai","year":"1980","journal-title":"Proc 1980 Int'l Test Conf"},{"key":"ref5","first-page":"137","article-title":"fdl: a structural behavior description language","author":"kato","year":"1983","journal-title":"Proc 11th Int l Symp Computer Hardware Description Languages and Their Applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294817"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585561"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(87)90021-4"},{"key":"ref9","first-page":"346","article-title":"a high level test pattern generation algorithm","author":"kawai","year":"1983","journal-title":"Proc 1983 Int Test Conf"},{"key":"ref1","article-title":"nec supercomputer sx-i\/sx-2 general description","year":"1983"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34816\/01663207.pdf?arnumber=1663207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:30:01Z","timestamp":1638217801000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1663207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mc.1986.1663207","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1986,4]]}}}