{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T05:19:51Z","timestamp":1773983991481,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1987,6,1]],"date-time":"1987-06-01T00:00:00Z","timestamp":549504000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1987,6]]},"DOI":"10.1109\/mc.1987.1663590","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:32Z","timestamp":1188923732000},"page":"42-48","source":"Crossref","is-referenced-by-count":87,"title":["Multiple Bus Architectures"],"prefix":"10.1109","volume":"20","author":[{"family":"Mudge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Winsor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"225","article-title":"a combinatorial analysis of multibus multiprocessors","author":"bhuyan","year":"1984","journal-title":"Proc 1984 Int'l Conf Parallel Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676746"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312197"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676124"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.55702"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327132"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675947"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224339"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(82)90117-X"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(86)90019-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674734"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.281.0095"},{"key":"ref5","author":"strecker","year":"1970","journal-title":"Analysis of the instruction execution rate in certain computer structures"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(86)90019-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312195"},{"key":"ref2","author":"siegel","year":"1985","journal-title":"Interconnection Networks for Large-Scale Parallel Processing Theory and Case Studies"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/6513.6514"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/800040.801408"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34830\/01663590.pdf?arnumber=1663590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:30:08Z","timestamp":1638199808000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1663590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mc.1987.1663590","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1987,6]]}}}