{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T01:21:02Z","timestamp":1776993662341,"version":"3.51.4"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/mc.1987.1663695","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:32Z","timestamp":1188938132000},"page":"59-69","source":"Crossref","is-referenced-by-count":37,"title":["A Survey of RISC Processors and Computers of the Mid-1980s"],"prefix":"10.1109","volume":"20","author":[{"family":"Gimarc","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Milutinovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"risc, mips, and the motion of complexity","author":"mashey","year":"1986","journal-title":"Proc Uniforum"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1985.1663000"},{"key":"ref6","first-page":"85","article-title":"which system is risc?","author":"tabak","year":"1986","journal-title":"Computer"},{"key":"ref5","first-page":"3.8","article-title":"a definition of risc","author":"hopkins","year":"1984","journal-title":"Proc Int'l Workshop on High-Level Architecture"},{"key":"ref7","first-page":"22","article-title":"new risc machines appear as hybrids with both risc and cisc features","author":"mokhoff","year":"1986","journal-title":"Computer Design"},{"key":"ref2","author":"katevenis","year":"1983","journal-title":"Reduced Instruction Set Computer Architectures for VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1985.1662752"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/2\/34833\/01663695.pdf?arnumber=1663695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:30:10Z","timestamp":1638217810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1663695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":7,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/mc.1987.1663695","relation":{},"ISSN":["0018-9162"],"issn-type":[{"value":"0018-9162","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}