{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T05:13:57Z","timestamp":1768281237212,"version":"3.49.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/mc.2025.3586208","type":"journal-article","created":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T18:43:18Z","timestamp":1767206598000},"page":"34-42","source":"Crossref","is-referenced-by-count":0,"title":["New Memory Architectures Will Drive Future Computing"],"prefix":"10.1109","volume":"59","author":[{"given":"Jim","family":"Handy","sequence":"first","affiliation":[{"name":"General director of Objective Analysis, Los Gatos, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6216-935X","authenticated-orcid":false,"given":"Thomas","family":"Coughlin","sequence":"additional","affiliation":[{"name":"President of Coughlin Associates, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Its official: AMD hits 1,000 MHz first","author":"Spooner","year":"2000"},{"key":"ref2","volume-title":"A deep look into new memories","author":"Coughlin","year":"2024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185429"},{"key":"ref4","volume-title":"Watch out - Memorys changing","author":"Coughlin","year":"2023"},{"key":"ref5","volume-title":"What is L3 cache.","year":"2025"},{"key":"ref6","volume-title":"Why DRAM is threatened by SSDs","author":"Handy","year":"2018"},{"key":"ref7","volume-title":"How PC NAND will undermine DRAM","author":"Handy","year":"2025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2023.3318769"},{"key":"ref9","volume-title":"NVM programming model.","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2015.376"},{"key":"ref11","volume-title":"Heterogeneous integration roadmap.","year":"2025"},{"key":"ref12","volume-title":"Neural network chip joins the collection","author":"Spicer","year":"2024"},{"key":"ref13","volume-title":"The virtual machine I\/O blender","author":"Harris","year":"2008"},{"key":"ref14","volume-title":"Compute express link: Homepage.","year":"2025"},{"key":"ref15","author":"Handy","year":"2025","journal-title":"CXL looks for the perfect home"}],"container-title":["Computer"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/2\/11320986\/11321007.pdf?arnumber=11321007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:00:06Z","timestamp":1768255206000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11321007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mc.2025.3586208","relation":{},"ISSN":["0018-9162","1558-0814"],"issn-type":[{"value":"0018-9162","type":"print"},{"value":"1558-0814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}