{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T04:06:50Z","timestamp":1743480410557,"version":"3.40.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Commun. Mag."],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1109\/mcom.2003.1232242","type":"journal-article","created":{"date-parts":[[2003,9,30]],"date-time":"2003-09-30T14:33:34Z","timestamp":1064932414000},"page":"90-97","source":"Crossref","is-referenced-by-count":17,"title":["Programmable built-in self-testing of embedded RAM clusters in system-on-chip architectures"],"prefix":"10.1109","volume":"41","author":[{"given":"A.","family":"Benso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bodoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume":"1991","volume-title":"Testing Semiconductor Memories: Theory and Prectice","author":"van de Goor","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ats.1997.643989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921988"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114099"},{"key":"ref6","first-page":"325","article-title":"processor-Programmable Memory BIST for Bus-Connected Embedded Memories","author":"Ching-Hong","journal-title":"IEEE Design Automation Conf 2001"},{"key":"ref7","first-page":"872","article-title":"On Programmable Memory BIST Architectures","volume-title":"IEEE Design Automation and Test in Europe Conf.","author":"Zarrineh"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.992768"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800532"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/test.1995.529815"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743138"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.365454"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/date.1998.655905"}],"container-title":["IEEE Communications Magazine"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/35\/27600\/01232242.pdf?arnumber=1232242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T15:15:43Z","timestamp":1743434143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232242\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":14,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2003,9]]}},"URL":"https:\/\/doi.org\/10.1109\/mcom.2003.1232242","relation":{},"ISSN":["0163-6804"],"issn-type":[{"type":"print","value":"0163-6804"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}