{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T04:06:55Z","timestamp":1754021215077},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1109\/mcsoc60832.2023.00039","type":"proceedings-article","created":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T18:22:02Z","timestamp":1705515722000},"page":"210-217","source":"Crossref","is-referenced-by-count":1,"title":["Runtime support for automatic placement of workloads on heterogeneous processors"],"prefix":"10.1109","author":[{"given":"Nicolas","family":"Benoit","sequence":"first","affiliation":[{"name":"Sorbonne Universite,Paris Cedex 05,France,75252"}]},{"given":"Stephane","family":"Louise","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay,CEA, LIST,Palaiseau,France,F-91120"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref2","article-title":"The Landscape of Parallel Computing Research: A View from Berkeley","volume-title":"Tech. Rep. UCB\/EECS-2006-183","author":"Asanovic","year":"2006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.129"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.127258"},{"article-title":"Parallelizable C and its performance on low power high performance multicore processors","volume-title":"Proc. of 15th Workshop on Compilers for Parallel Computing","author":"Mase","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1059"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref8","article-title":"Parallel Processing: the picoChip Way","author":"Duller","year":"2003","journal-title":"Communicating Process Architectures"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/1454115.1454125","article-title":"Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor","volume-title":"PACT \u201908: Proceedings of the 17th international conference on Parallel Architectures and Compilation Techniques","author":"Wong"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/277652.277725"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736055"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref14","first-page":"20","article-title":"Extending GCC with a multi-grain parallelism adaptation framework for MPSoCs","volume-title":"Proceedings of the 2nd International Workshop on GCC Research Opportunities","author":"Benoit"},{"key":"ref15","first-page":"21","article-title":"Kimble: a hierarchical intermediate representation for multigrain parallelism","volume-title":"Proceedings of the Workshop on Intermediate Representations","author":"Benoit"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89894-8_6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2005.9"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1995.519406"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2008.58"},{"year":"2008","key":"ref20","article-title":"OpenMP 3.0 specification"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/109025.109086"},{"volume-title":"automatic parallelizing and optimizing compiler (workbench) for C and Fortran sequential programs","key":"ref22"},{"article-title":"Data and Process Abstraction in PIPS Internal Representation","volume-title":"Proceedings of the 1st Workshop on Intermediate Representations","author":"Coelho","key":"ref23"},{"article-title":"Efficient intraprocedural array bound checking","volume-title":"Second International Workshop on Automated Program Analysis, Testing and Verification, WAPATV \u201901","author":"Nguyen","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/109626.109631"},{"article-title":"PIPS is not (just) polyhedral software","volume-title":"Proceedings of the 2001 International Workshop on Polyhedral Compilation Techniques","author":"Amini","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-010-0132-7"},{"volume-title":"The Mercurium compiler","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.67"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"}],"event":{"name":"2023 IEEE 16th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","start":{"date-parts":[[2023,12,18]]},"location":"Singapore","end":{"date-parts":[[2023,12,21]]}},"container-title":["2023 IEEE 16th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10387741\/10387791\/10387852.pdf?arnumber=10387852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,19]],"date-time":"2024-01-19T18:12:19Z","timestamp":1705687939000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10387852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/mcsoc60832.2023.00039","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]}}}